Personal Computer Service Manual

PC-8201

NEC NEC Corporation

¢1 PTS-238

© 1983 NEC Corporation Tokyo, Japan

1

ξ.

≺

All rights reserved. No part of this publication may be reproduced in whole or in part without the prior written permission of NEC Corporation.

CONTENTS

•

CHAPTER 1 INTRODUCTION 1.1 Specifications 1-1 1.2 Switches and Contrast VR 1-3 CHAPTER 2 EXTERNAL VIEW 1-3 CHAPTER 3 FUNCTIONAL SPECIFICATIONS 3-1 3.1 Logical Specifications 3-1 3.1.1 CPU 3-1 3.1.2 ROM 3-1 3.1.3 RAM 3-1 3.1.4 LCD Interface 3-3 3.1.5 Printer Interface 3-3 3.1.6 Calendar Clock Interface 3-4 3.1.7 Keyboard Interface 3-1 3.1.8 Serial Interface 3-10 3.1.9 Cassette Interface 3-13 3.1.10 Bar Code Reader Interface 3-13 3.1.11 Interrupt Functions 3-14 3.1.12 I/O Address 3-21 3.2.1 Signal Lines 3-21 3.2.1 Signal Lines 3-21 3.2.2 Physical Specifications 3-21 3.2.3 Structure and Size 3-30 3.3 In			۲	Ļ
1.2 Switches and Contrast VR 1–3 CHAPTER 2 EXTERNAL VIEW CHAPTER 3 FUNCTIONAL SPECIFICATIONS 3.1 Logical Specifications 3–1 3.1.1 CPU 3–1 3.1.2 ROM 3–1 3.1.3 RAM 3–1 3.1.4 LCD Interface 3–1 3.1.5 Printer Interface 3–3 3.1.6 Calendar Clock Interface 3–8 3.1.7 Keyboard Interface 3–10 3.1.8 Serial Interface 3–13 3.1.10 Bar Code Reader Interface 3–13 3.1.11 Interrupt Functions 3–14 3.1.12 I/O Address 3–21 3.2.1 Signal Lines 3–21 3.2.2 Power Supply 3–29 3.2.3 Structure and Size 3–30 3.4 Software Interface 3–30 3.5 Human Interface 3–30 3.6 Performance Specification for the PC-8201 3–33 3.7 Accessories 3–33 3.7 Accessories	CHAPTER			
CHAPTER 2 EXTERNAL VIEW CHAPTER 3 FUNCTIONAL SPECIFICATIONS 3.1 Logical Specifications 3-1 3.1.1 CPU 3-1 3.1.2 ROM 3-1 3.1.3 RAM 3-1 3.1.4 LCD Interface 3-3 3.1.5 Printer Interface 3-3 3.1.6 Calendar Clock Interface 3-7 3.1.6 Calendar Clock Interface 3-8 3.1.7 Keyboard Interface 3-10 3.1.9 Casette Interface 3-13 3.1.10 Bar Code Reader Interface 3-13 3.1.11 Interrupt Functions 3-14 3.1.12 I/O Address 3-21 3.2.1 Signal Lines 3-21 3.2.2 Power Supply 3-29 3.2.3 Structure and Size 3-30 3.4 Software Interface 3-30 3.5 Human Interface 3-30 3.6 Performance Specification for the PC-8201 3-33 3.7 Accessories 3-33 3.7 Accessories 3-34		1.1	Specifications $\dots \dots \dots$	
CHAPTER 3 FUNCTIONAL SPECIFICATIONS 3.1 Logical Specifications 3-1 3.1.1 CPU 3-1 3.1.2 ROM 3-1 3.1.3 RAM 3-1 3.1.4 LCD Interface 3-3 3.1.5 Printer Interface 3-7 3.1.6 Calendar Clock Interface 3-8 3.1.7 Keyboard Interface 3-10 3.1.8 Serial Interface 3-13 3.1.10 Bar Code Reader Interface 3-13 3.1.11 Interrupt Functions 3-14 3.1.12 I/O Address 3-13 3.1.11 Interrupt Functions 3-14 3.1.12 I/O Address 3-21 3.2.2 Power Supply 3-21 3.2.3 Structure and Size 3-30 3.4 Software Interface 3-30 3.5 Human Interface 3-30 3.6 Performance Specification for the PC-8201 3-33 3.7 Accessories 3-33 3.7 Accessories 3-33 3.7 Accessories <td></td> <td>1.2</td> <td>Switches and Contrast VR \ldots \ldots \ldots \ldots \ldots \ldots $1-3$</td> <td></td>		1.2	Switches and Contrast VR \ldots \ldots \ldots \ldots \ldots \ldots $1-3$	
3.1 Logical Specifications 3-1 3.1.1 CPU 3-1 3.1.2 ROM 3-1 3.1.3 RAM 3-1 3.1.4 LCD Interface 3-3 3.1.5 Printer Interface 3-7 3.1.6 Calendar Clock Interface 3-8 3.1.7 Keyboard Interface 3-9 3.1.8 Serial Interface 3-10 3.1.9 Cassette Interface 3-13 3.1.10 Bar Code Reader Interface 3-13 3.1.11 Interrupt Functions 3-14 3.1.12 I/O Address 3-21 3.2.1 Signal Lines 3-21 3.2.2 Power Supply 3-23 3.2.3 Structure and Size 3-30 3.4 Software Interface 3-30 3.5 Human Interface 3-330 3.6 Performance Specification for the PC-8201 3-33 3.7 Accessories 3-33 3.7 Accessories 3-33 3.7 Accessories 3-33 3.7 A	CHAPTER	2 EX	TERNAL VIEW	
3.1 Logical Specifications 3-1 3.1.1 CPU 3-1 3.1.2 ROM 3-1 3.1.3 RAM 3-1 3.1.4 LCD Interface 3-3 3.1.5 Printer Interface 3-7 3.1.6 Calendar Clock Interface 3-8 3.1.7 Keyboard Interface 3-9 3.1.8 Serial Interface 3-10 3.1.9 Cassette Interface 3-13 3.1.10 Bar Code Reader Interface 3-13 3.1.11 Interrupt Functions 3-14 3.1.12 I/O Address 3-21 3.2.1 Signal Lines 3-21 3.2.2 Power Supply 3-23 3.2.3 Structure and Size 3-30 3.4 Software Interface 3-30 3.5 Human Interface 3-330 3.6 Performance Specification for the PC-8201 3-33 3.7 Accessories 3-33 3.7 Accessories 3-33 3.7 Accessories 3-33 3.7 A	CHAPTER	3 FU	NCTIONAL SPECIFICATIONS	
3.1.1 CPU		3.1	Logical Specifications	
3.1.3 RAM		3.1.1	CPU	
3.1.4 LCD Interface 3-3 3.1.5 Printer Interface 3-7 3.1.6 Calendar Clock Interface 3-7 3.1.6 Calendar Clock Interface 3-7 3.1.7 Keyboard Interface 3-9 3.1.8 Serial Interface 3-10 3.1.9 Cassette Interface 3-13 3.1.10 Bar Code Reader Interface 3-13 3.1.11 Interrupt Functions 3-14 3.1.12 I/O Address 3-15 3.2 Physical Specifications 3-21 3.2.1 Signal Lines 3-21 3.2.2 Power Supply 3-29 3.2.3 Structure and Size 3-30 3.4 Software Interface 3-30 3.5 Human Interface 3-30 3.6 Performance Specification for the PC-8201 3-33 3.7 Accessories 3-33 3.7 Accessories 3-33 3.7 Accessories 3-33 3.7 Accessories 4-1 4.1 Disassembly 4-1 <		3.1.2	ROM	
3.1.5 Printer Interface 3-7 3.1.6 Calendar Clock Interface 3-8 3.1.7 Keyboard Interface 3-9 3.1.8 Serial Interface 3-10 3.1.9 Cassette Interface 3-13 3.1.10 Bar Code Reader Interface 3-13 3.1.11 Interrupt Functions 3-14 3.1.12 I/O Address 3-13 3.1.11 Interrupt Functions 3-14 3.1.12 J/O Address 3-13 3.2 Physical Specifications 3-21 3.2.1 Signal Lines 3-21 3.2.2 Power Supply 3-29 3.2.3 Structure and Size 3-30 3.4 Software Interface 3-30 3.5 Human Interface 3-30 3.6 Performance Specification for the PC-8201 3-33 3.7 Accessories 3-33 3.7 Accessories 3-33 3.7 Accessories 4-1 4.1.1 PC-8201 Cover 4-1 4.1.2 LCD Board 4-2 <		3.1.3	RAM	
3.1.6 Calendar Clock Interface 3-8 3.1.7 Keyboard Interface 3-9 3.1.8 Serial Interface 3-10 3.1.9 Cassette Interface 3-13 3.1.10 Bar Code Reader Interface 3-13 3.1.11 Interrupt Functions 3-14 3.1.12 I/O Address 3-14 3.1.12 Byoscifications 3-21 3.2.2 Power Supply 3-29 3.2.3 Structure and Size 3-30 3.4 Software Interface 3-30 3.5 Human Interface 3-30 3.6 Performance Specification for the PC-8201 3-33 3.7 Accessories 3-33 3.7 Accessories 3-33 3.7 Accessories 3-33 3.7 Accessories 4-1 4.1.1 PC-8201 Cover 4-1 4.1.2 LCD Board 4-2 4.1.3 Keyboard 4-2 4.1.4 Power Supply Board 4-3 4.2.1 LCD Board 4-3 4.2.2		3.1.4	LCD Interface $$	
3.1.7 Keyboard Interface		3.1.5	Printer Interface	
3.1.8 Serial Interface .3-10 3.1.9 Cassette Interface .3-13 3.1.10 Bar Code Reader Interface .3-13 3.1.11 Interrupt Functions .3-14 3.1.12 I/O Address .3-15 3.2 Physical Specifications .3-21 3.2.1 Signal Lines .3-21 3.2.2 Power Supply .3-29 3.3 Interface to Other Hardware .3-30 3.4 Software Interface .3-30 3.5 Human Interface .3-30 3.6 Performance Specification for the PC-8201 .3-33 3.7 Accessories .3-33 CHAPTER 4 DISASSEMBLY/REASSEMBLY 4-1 4.1.1 PC-8201 Cover .4-1 4.1.2 LCD Board .4-2 4.1.3 Keyboard .4-3 4.2 Reassembly .4-3 4.2 Reassembly .4-3 4.2.1 LCD Board .4-3 4.2.2 Keyboard .4-3 4.2.3 Keyboard .4-3		3.1.6	Calendar Clock Interface	
3.1.9 Cassette Interface .3-13 3.1.10 Bar Code Reader Interface .3-13 3.1.11 Interrupt Functions .3-14 3.1.12 I/O Address .3-15 3.2 Physical Specifications .3-21 3.2.1 Signal Lines .3-21 3.2.2 Power Supply .3-29 3.2.3 Structure and Size .3-30 3.4 Software Interface .3-30 3.5 Human Interface .3-30 3.6 Performance Specification for the PC-8201 .3-33 3.7 Accessories .3-33 3.7 Accessories .3-33 3.7 Accessories .4-1 4.1.1 PC-8201 Cover .4-1 4.1.2 LCD Board .4-2 4.1.3 Keyboard .4-2 4.1.4 Power Supply Board .4-3 4.2 Reassembly .4-3 4.2.1 LCD Board .4-3 4.2.2 Keyboard .4-3 4.2.3 Keyboard .4-3 4.2.4		3.1.7	Keyboard Interface	
3.1.10 Bar Code Reader Interface		3.1.8	Serial Interface	
3.1.11 Interrupt Functions		3.1.9	Cassette Interface	
3.1.12 I/O Address		3.1.10	Bar Code Reader Interface	
3.2 Physical Specifications .3-21 3.2.1 Signal Lines .3-21 3.2.2 Power Supply .3-29 3.2.3 Structure and Size .3-30 3.3 Interface to Other Hardware .3-30 3.4 Software Interface .3-30 3.5 Human Interface .3-30 3.6 Performance Specification for the PC-8201 .3-33 3.7 Accessories .3-33 3.7 Accessories .3-33 CHAPTER 4 DISASSEMBLY/REASSEMBLY .3-33 CHAPTER 4 DISASSEMBLY/REASSEMBLY .4-1 4.1.1 PC-8201 Cover .4-1 4.1.2 LCD Board .4-2 4.1.3 Keyboard .4-2 4.1.4 Power Supply Board .4-3 4.2 Reassembly .4-3 4.2.1 LCD Board .4-3 4.2.2 Keyboard .4-3 4.2.3 Keyboard .4-3 4.2.4 Power Supply Board .4-3		3.1.11	Interrupt Functions \ldots	
3.2.1 Signal Lines		3.1.12	2 I/O Address	
3.2.2 Power Supply		3.2	Physical Specifications	
3.2.3 Structure and Size		3.2.1		
3.3 Interface to Other Hardware		3.2.2	Power Supply	
3.4 Software Interface		3.2.3	Structure and Size	
3.5 Human Interface 3-30 3.6 Performance Specification for the PC-8201 3-33 3.7 Accessories 3-33 CHAPTER 4 DISASSEMBLY/REASSEMBLY 4.1 Disassembly 4-1 4.1.1 PC-8201 Cover 4-1 4.1.2 LCD Board 4-2 4.1.3 Keyboard 4-2 4.1.4 Power Supply Board 4-2 4.1.5 Main Board 4-3 4.2 Reassembly 4-3 4.2.1 LCD Board 4-3 4.2.2 Reassembly 4-3 4.2.3 Keyboard 4-4 4.2.3 Keyboard 4-4 4.2.4 Power Supply Board 4-4		3.3	Interface to Other Hardware	
3.6 Performance Specification for the PC-8201		3.4	Software Interface	
3.7 Accessories		3.5	Human Interface	
CHAPTER 4 DISASSEMBLY/REASSEMBLY 4.1 Disassembly 4-1 4.1.1 PC-8201 Cover 4-1 4.1.2 LCD Board 4-2 4.1.3 Keyboard 4-2 4.1.4 Power Supply Board 4-2 4.1.5 Main Board 4-3 4.2 Reassembly 4-3 4.2.1 LCD Board 4-3 4.2.2 Keyboard 4-3 4.2.3 Keyboard Switch 4-4 4.2.4 Power Supply Board 4-4		3.6	Performance Specification for the PC-8201	
4.1 Disassembly 4-1 4.1.1 PC-8201 Cover 4-1 4.1.2 LCD Board 4-2 4.1.3 Keyboard 4-2 4.1.4 Power Supply Board 4-2 4.1.5 Main Board 4-3 4.2 Reassembly 4-3 4.2.1 LCD Board 4-3 4.2 Reassembly 4-3 4.2.1 LCD Board 4-3 4.2.2 Keyboard 4-3 4.2.3 Keyboard 4-4 4.2.3 Keyboard 4-4 4.2.4 Power Supply Board 4-5		3.7	Accessories	
4.1 Disassembly 4-1 4.1.1 PC-8201 Cover 4-1 4.1.2 LCD Board 4-2 4.1.3 Keyboard 4-2 4.1.4 Power Supply Board 4-2 4.1.5 Main Board 4-3 4.2 Reassembly 4-3 4.2.1 LCD Board 4-3 4.2 Reassembly 4-3 4.2.1 LCD Board 4-3 4.2.2 Keyboard 4-3 4.2.3 Keyboard 4-4 4.2.3 Keyboard 4-4 4.2.4 Power Supply Board 4-5	CHAPTER	24 DI	SASSEMBLY/REASSEMBLY	
4.1.1 PC-8201 Cover 4-1 4.1.2 LCD Board 4-2 4.1.3 Keyboard 4-2 4.1.4 Power Supply Board 4-2 4.1.5 Main Board 4-2 4.1.5 Main Board 4-3 4.2 Reassembly 4-3 4.2.1 LCD Board 4-3 4.2.2 Keyboard 4-3 4.2.3 Keyboard 4-4 4.2.4 Power Supply Board 4-4	0			
4.1.2 LCD Board 4-2 4.1.3 Keyboard 4-2 4.1.4 Power Supply Board 4-2 4.1.5 Main Board 4-3 4.2 Reassembly 4-3 4.2.1 LCD Board 4-3 4.2.2 Keyboard 4-3 4.2.3 Keyboard 4-4 4.2.4 Power Supply Board 4-4				
4.1.3 Keyboard				
4.1.4 Power Supply Board 4.2 4.1.5 Main Board 4.3 4.2 Reassembly 4.3 4.2.1 LCD Board 4.3 4.2.2 Keyboard 4.4 4.2.3 Keyboard 4.4 4.2.4 Power Supply Board 4.4				
4.1.5 Main Board 4.2 4.3 4.2 Reassembly 4.3 4.2.1 LCD Board 4.3 4.2.2 Keyboard 4.4 4.2.3 Keyboard 4.4 4.2.4 Power Supply Board 4.4			Power Supply Board $4-2$	
4.2 Reassembly 4-3 4.2.1 LCD Board 4-3 4.2.2 Keyboard 4-4 4.2.3 Keyboard Switch 4-4 4.2.4 Power Supply Board 4-5				
4.2.1 LCD Board				
4.2.2 Keyboard 4.4 4.2.3 Keyboard Switch 4.4 4.2.4 Power Supply Board 4.1				
4.2.3 Keyboard Switch 4-4 4.2.4 Power Supply Board 4-5				
4.2.4 Power Supply Board			Keyboard Switch $4-4$	

-i-

(?

i A

	2.6 ROM	5
	3 Installation	
	3.1 Inserting Cartridge (RAM, ROM)	6
	3.2 Battery Installation	7
CHAPTER	OPERATION TEST	
	1 Operations Test Flow Chart	
	2 CPU Peripheral Circuit	
	2.1 PC-8201 Power Supply Operation Test	
	2.2 Reset Operation Test	
	2.3 CPU (80C85) Operation Test	
	2.4 CPU Clock Operation Test	
	2.5 Calendar Clock Operation Test	
	3 1/O Peripheral Circuit	
	3.1 LCD Operation Test	
	3.2 SIO2 Port Operation Test	
	3.3 BCR Interface Operation Test	13
	3.4 RS-232C Interface Operation Test	
	3.5 SIO1 Interface Operation Test	17
	3.6 Printer Interface Operation Test	19
	3.7 Audio Cassette Interface Operation Test	21
	3.8 I/O Port Operation Test	27
	3.9 Speaker Operation Test	31
	3.10 Keyboard Operation Test	31
CHAPTER	TROUBLESHOOTING	_
	1 Troubleshooting Flowchart	
	2 CPU Peripheral Circuit	
	.2.1 PC-8201 Abnormal Power Supply	
	.2.2 PC-8201 Abnormal Reset	
	.2.3 PC-8201 Abnormal CPU (80C85)	
	.2.4 Abnormal CPU Clock	
	.2.5 Abnormal Calendar Clock	
	.3 I/O Peripheral Circuit	
	.3.1 Abnormal LCD Display	
	.3.2 Abnormal SIO2 Port	
	.3.3 Abnormal BCR Interface	-9
	.3.4 Abnormal RS-232C Interface	10
	.3.5 Abnormal SIO1 Interface	
	.3.6 Abnormal Printer Interface	
	.3.7 Abnormal Audio Cassette Interface	10
	.3.8 Abnormal I/O Port	11
	.3.9 Abnormal Speaker	12
•	.3.10 Abnormal Keyboard	12

*

APPENDIX A OPERATIONAL MISTAKES

ŕ

-ii-

APPENDIX B IC REMOVAL

B-1	Necessary Equipment
	ICs on Printed Circuit Board
B-3	ICs with Sockets
B-4	Drawings of Insertion and Removal of IC

APPENDIX C PARTS LIST

APPENDIX D CIRCUIT DIAGRAM

APPENDIX E LSI DATA SHEET

an Marina Ang

.

ALL STRAT

CHAPTER 1 INTRODUCTION

• • $\langle \cdot \rangle$

٠

÷

1.1 Specifications

(1) Main Components

a)	Keyboard 67 keys Function keys: Cursor lead keys: Others:	5 4 58
b)	LCD Effective display area: Display panel: Dot size: Dot pitch: Display characters: Reverse:	191.2(W) x 50.4(H) mm 240 x 64 full dot matrix 0.73 x 0.73 mm 0.8 mm 40 (characters) x 8 (rows) By escape sequence
a	Operation Potterica	
c)	Operation Batteries Batteries:	Four time AA
	Datteries:	Four type AA
	Operation times	Alkaline-manganese batteries 4.5 days
	Operation time:	•
		(At four hours/day) 18 days
		(At one hour/day)
		Note: With I/O disconnected
	Battery cassette:	$70(W) \times 80.5(D) \times 19(H) \text{ mm}$
	Power OFF:	Manual power off
	Tower OTT.	(It is possible to command in BASIC.)
		(Variable minutes one to twenty-five min-
		utes)
	Low voltage display:	Light a LED
		(Operate for more than twenty minutes after
		lighting the LED.)
d)	Memory Protection Battery (On	main PCB)
-,	Battery:	Rechargeable battery
	Protection time:	About 26 days (16K bytes)
		About 7 days (14K bytes)
	Recharge method:	Trickle charge by AC adapter or operation

batteries

	e)	LSIs CPU: ROM:	80C85 Code and pin compatible with 8085 Standard 32K bytes
		RAM:	Option 32K bytes (connect a IC socket) Standard 16K bytes Option 16K bytes (connect a IC socket) Option 32K bytes (connect a IC socket)
		CLOCK:	Option 32K bytes (connect a RAM cartridge) 2.4 MHz
	ſ)	Dimensions:	Front; 300(W) × 215(D) × 35(H) mm Back: 300(W) × 215(D) × 61(H) mm
(2)	I/O	interface	
	a)	RS-232C Word length: Parity: Stop bit length: Baud rate:	6.7 or 8 bits Non, EVEN or ODD 1 or 2 bit 75, 110, 300, 600, 1200, 2400, 4800, 9600, 19200 BPS
	b)	SIO2 Distance of transfer: Word length: Baud rate: Parity: Stop bit:	3 mMin. 8 bit 19200 Non 1 or 2 bit
	c)	SIO1 Distance of transfer: Word length: Baud rate: Parity: Stop bit:	3 mMin. 8 bits 19200 Non 1 or 2 bit
	d)	CMT Distance of transfer: Baud rate: File format: Output level:	 1.5 mMin. 1200 or 600 (switchable by software control) Compatible with N-BASIC (binary file only) MIC level
	e)	Printer:	Conforms to Centronics Standards.

.

Ģ

. .

- f) BCR
- g) System slot: For connecting a RAM cartridge.

1.2 Switches and Contrast VR

(1) POWER Switch

Move this switch towards the rear to turn the power ON. To conserve the batteries, the PC-8201 automatically turns the power off if you do not use it for 10 minutes.

When an automatic power-off occurs, the switch will still be in the ON position even though the power is OFF.

To turn the power ON, move the switch to the OFF position, then back ON.

(2) BACK UP POWER Switch

This switch is for preventing discharge of the Ni-Cd battery for RAM back-up. The PC-8201A will not operate regardless of the setting of the power switch unless this switch is ON. Set this switch to OFF position if the PC-8201 is not to be used for a long time.


Note that the RAM will not be backed up when this switch is set to the OFF position.

(3) RESET Switch

If the PC-8201 "locks-up" (the display will "freeze" and all keys seem to be inoperative), press this button to return to the Main Menu (start-up) screen. It's highly unlikely that the PC-8201 will lock-up when you are using the built-in Application Programs.

However, this situation may occur with customized programs.


- (4) PROTECT Switch This switch is for protecting the contents of 2nd RAM. (BANK #2)
- (5) DISPLAY ADJUSTMENT DIAL This control is for adjusting the contrast of the LCD display relative to the viewing angle.




CHAPTER 2

EXTERNAL VIEW

Front



Back



Left Side

Rear View

 $\langle \cdot \rangle$

۲

.

2-1/(2-2 blank)

•

CHAPTER 3 FUNCTIONAL SPECIFICATIONS

3.1 Logical Specifications

3.1.1 CPU

- (1) Available CPU A 80C85 is used at 2.4 MHz.
- (2) How to Reset There are two kinds of reset: power on reset and manual reset. Pushing the reset switch initiates a warm-start; pushing it while pushing a shift-key and a control-key, initiates a cold-start.

3.1.2 ROM

- (1) Available ROM Available ROM is CMOS ROM, and the capacity is 32K byte. (#0)
- (2) User ROM A user ROM is 32K byte. The user ROM area is equipped with an IC socket which can be equipped with CMOS ROM. (#1)


3.1.3 RAM

(1) Available RAM

The eight 2K-byte CMOS ICs are used as RAM. The system comes with 16K bytes (STDRAM).

(2) Optional RAM

The PC-8201 is equipped with IC sockets for twenty-four 2K-byte CMOS ICs. 48K bytes. The first 16K bytes of this area are combined with the standard 16K byte RAM to make a 32K byte RAM area. The remaining 32K bytes, become RAM #2. There is also a 32K-byte RAM cassette (#3) port for external memory. It can be connected with a system bus output in PC.



Memory Configuration

Optional RAM #2 and RAM cassette #3 have write protect switches, and they can select the address (0 to 7FFF or 8000 to FFFF) by software control. Memory is controlled at the following I/O port.

×.

Ļ

.

	1010 000	O 1 OUT A1H
		3 2 1 0 HADR HADR LADR LADR 2 1 2 1
LADR 2	LADR 1	SELECT ADDRESS (0H to 7FFFH)
0	0	BANK #0 (ROM #0)
0	1	BANK #1 (ROM #1)
1	0	BANK #2 (RAM #2)
1	1	BANK #3 (RAM #3)
HADR 2	HADR 1	SELECT ADDRESS (8000H to FFFFH)
0	0	STANDARD ROM
0	1	NOT USED
1	0	BANK #2 (RAM #2)
1	1	BANK #3 (RAM #2)

-6


3 - 2

3.1.4 LCD Interface

(1)		B (Ten)			RAM 200 by	/te	×
(2)	Available LC LR-202C	CD		Number	of dots	240 x 64	
(3)			ows				
	2 Config Both a			and graphic	characters	can be disp	layed.
		the comma	I/O port and to LCD from LCD				
	Т	isplay On/C he LCD is splayed sep	divided int	o the follo	wing IC blo	ocks. Eacl	h block can be
	ſ	B1	B2	B3	B4	₈₅	
	14 dots -	- — — — † 86	 B7	— <u> </u>		B10	-
	Ą	I		240 dots	·		ł
		1 1 1 1	0 0 0 0				
O							
		0	0 1	1 1	0 0	DISP	
		DISP	DIS	PLAY			
		0 1	Off On		6-2-		

•

t .




The following OUT command selects which block is displayed on or off as Port A and Port B of 81C55.

 $\langle \cdot \rangle$

¥

B1 corresponds to PA0, and B2 corresponds to PA1, etc. B10 corresponds to PB1. A1 in each I/O port selects the corresponding LCD block, and is deselected by a 0.


* Address Set



BIT 5 TO BIT 0

0 to 49 displayed by binary number

3-4




۲

Set the RAM address in address counter at I/O port (Bit 7 to Bit 0).

* Set of starting page

	1111	00	000		OUT	70			
	_ 7	6					_		
				1	1	1	1	1	0
Bit 7	Bit 6						-		page duty)
0	0	:			0 , 1	, 2, 3	3		
0	1	:			1, 2	2, 3, 0	C		
1	0	:			2, 3	8, 1, 0	0		
1	1	:), 1, 1			

* Select address counter count up or count down




UP/DOWN SELECT THE ADDRESS COUNTER


0	Down counter
1	Up counter

This address counter is a loop counter whose max is fifty count. After displaying the data, this counter automatically counts up or count down.

×

* Read status





- BIT 4 STATE OF RST PIN
 - 0 Normal RST is low level. BUSY in Bit 7 is 1. 1
- BIT 5 **DISPLAY ON/OFF** 0 Display Off
 - 1 Display On
- BIT 6 TYPE OF ADDRESS COUNTER
 - 0 Down counter 1 Up counter
- BIT 7 OPERATE THE COMMAND
- 0 Normal 1 Operate IN F1, OUT F0, and OUT F1 command
- Write or Read Display Data

1111	0001 OUT/IN		F1	F١			
7	6	5	4	3	2	_1	0
D7	D6	D5	D4	D3	D2	D1	D0


BIT $7 \sim BIT 0$ Displayed data

This operates access with the RAM whose address has already been selected. After then, the address counter is counted up or counted down.

3.1.5 Printer Interface

The printer interface is an 8-bit parallel interface (Centronics compatible). The following shows the printer interface port. Data is transmitted to Port A at 81C55, and control signal from printer is transmitted to Port C.


* Data transfer to printer



_	7	_ 6 _	5	4	3	2	1	0
	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PDO

BIT $7 \sim BIT 0$ Printer data port


* BUSY, SLCT signal from printer



SLCT

0 1	Deselect Select
BUSY	
0	Printer READY
1	Printer BUSY

* Strobe printer



3.1.6 Calendar Clock Interface

Calendar clock interface is equipped with an LSI for watch (μ PD1990AC). The following shows the I/O port.

 $\{ j \}$

₹

* Command data output port

1011	1001	τυο	· B9			
		4	3	2	1	0
		СDO	сск	C2	C1	С0


C2, C1, C0 Command output port

ССК	SHIFT CLOCK
0	Clock Off
1	Clock On

CDO Data output port


The first value is 05H


* Command Strobe to the Clock



TSTB	COMMAND STROBE TO CLOCK
0	Strobe Off
1	Strobe On

* Data from Clock





CDI

CLOCK DATA INPUT PORT

3.1.7 Keyboard Interface

The keyboard is sensed by a software scan. It transmits low signals (OUT B9, OUT BA) to Port A or Port B at 81C55, and senses the depressed key by IN E8.

÷,

* Keyboard Interface Port

10	11	1001		DUT	B9		
		PA7~ PA0				Кеу	
		0000000	1		L	~	z
		00000010	D		κ	~	A
		0000010	D		1	~	٥
		0000100	0		$\wedge_1^{\}}$	~	0
		0001000	0		8(~	1 [!]
		0010000	0		PAS INS	r ~	g.)
		0100000	0		Ą	~	DEL BŞ
		1000000	0		STO	P ~	f
				<u> </u>			

 1 0 1 1
 1 0 1 0
 OUT BA

 PB7 ~ PB0
 Key

 0 0 0 0 0 0 0 1
 CAPS ~ SHIFT

3-9

3.1.8 Serial Interface


The serial interface uses an RS-232C, SIO1, or SIO2, switching them one another, by USART IM6402.

۲

* Interface Switching


	1001	0000	0UT 90	
	7	6		
	SEL A	SEL B		
SEL A	SEL	В		
0	0		NOT USED	
0	1		SIO2	
1	0		SIO1	
t	1		RS-232C	

* Load to USART and control register



SBS 0 1		STOP BIT SELECT Stop bit length 1 bit If the length of data is 5 bits, it is 5 bits. In other cases, it is 1.5 bits
EPE		ODD PARITY/EVEN PARITY
0		Odd parity
1		Even parity
PI		DISPLAY PARITY
0		Parity generation check
1		Disable parity generation check
CLS 2	CLS 1	DATA LENGTH
0	0	5 bits
0	1	6 bits
1	0	7 bits
1	1	8 bits


* USART I/O data




 $\{ \cdot \;$

۲

* USART Status Read



DCD/RD	DATA CARRIER DETECT/RING DETECT
0	On
1	Off
OE	OVERRUN ERROR
l	Generate an overrun error
FE	FRAMING ERROR
1	Generate a framing error
PE	PARITY ERROR
1	Generate a parity error
TBLE	TRANSMITTER BUFFER REGISTER EMPTY
l	Able to transmit data
LPS	LOW POWER SIGNAL
I	Dropped Power Voltage



	10	1 1	11	0 0	OUT	/IN BC				
	1	7	6	5	4	3	2	1	0	
		TL7	TL6	TL5	TL4	TL3	TL2	TL1	TL0	
TL7~	TLO				Tim	ier Co	unter	Lower	- 8-bit	
[10	11	11	01	ουτ/	'IN BD				
		7	6	5	4	3	2	1	0	
		M2	М1	тн5	TH4	тнз	тн2	тн1	тно	
TH5 ~	TH0				Tin	ier Co	unter	Upper	- 6-bit	
M2	М	1								
0	()							_	le-square wave which ber of count is high
					and	i rema	ining	is low	. (Mod	de 0)
0]							tinuall Mode		nsmits a Mode 0 type
1	()			Th	is moo	ie tra	nsmits	an L	-pulse (single pulse)
l]	l			cou Thi	int. (N	fode 2 le con	2) tinuall		inishing the terminal assume that a Mode 2 type

 $\{ j \}$

×

.

The OUT BD command loads the time constant to the time constant register (Bit 0 to Bit 13), and also loads the mode of timer to bit 14 and bit 15.


The IN BD command reads the contents of the counter (count data) and the mode bit.

3.1.9 Cassette Interface

The cassette interface uses SID (Serial Input Data) and SOD (Serial Output Data) at 80C85.


۲

* Cassette Motor control



3.1.10 Bar Code Reader Interface

* Data from bar code reader



BCR Data from Bar Code Reader

3.1.11 Interrupt Functions

The PC-8201 is equipped with a 4-priority level interrupt control logic. The interrupts are input to the 80C85 (TRAP, RST 7.5, 6.5, 5.5). TRAP is nonmaskable; the others can be masked by software control.

÷.

۲

Priority	Interrupt Channel	Function
High	TRAP	POWER TRAP
	RST 7.5	KEY INT
	RST 6.5	UART
Low	RST 5.5	BCR

POWER TRAP	Power voltage is low. If it becomes less than a certain value, the interrupt is enabled and power automatically turns off.
KEY INT	Searches the input key by the 256 kHz clock which is transmitted from the timer chip, μ PD1990AC.
UART	Received interrupt from UART IM6402
BCR	Interrupt from bar code reader

All interrupts except TRAP have an exclusive use mask flag, so each can be individually masked. The mask flag is set or reset by the SIM (Set Interrupt Mask) command.

	4	3	_2	1_	0
ACC	R7,5	MSE	M7,5	M6.5	M5.5

See the command of 80C85.


3.1.12 I/O Address

UPPER I/O ADDRESS MSB	FUNCTION
1000	ROM Cassette
1001	System Control Port
1010	Bank Control Port
1011	PIO 81C55 Port
1 1 0 0	UART DATA Port
1 1 0 1	UART Control Port
1110	Keyboard
1111	LCD

Ş

۲

(1) System Control




(2) Bank Control

	1010 0001	OUT A1
	~~~~	3 2 1 0
		HADR2 HADR1 LADR2 LADR1
LADR 2	LADR 1	SELECT ADDRESS 0H TO 7FFFH
0	0	Bank #0 (ROM #0)
0	1	Bank #1 (ROM #1)
1	0	Bank #2 (RAM #2)
1	1	Bank #3 (RAM #3)
HADR 2	HADR 1	SELECT ADDRESS 8000H to FFFFH
0	0	Standard RAM
0	1	Not Used
1	0	Bank #2 (RAM #2)
1	1	Bank #3 (RAM #3)

 $\langle \cdot \rangle$ 

× .

# (3) Bank Status



BIT 1 0 0 1 1	BIT 0 0 1 0 1	STATUS OF 0H TO 7FFFH Bank #0 (ROM #0) Bank #1 (ROM #1) Bank #2 (RAM #2) Bank #3 (RAM #3)
BIT 3	BIT 2	STATUS OF ADDRESS 8000H TO FFFFH
0	0	Standard RAM
0	1	Not Used
1	0	Bank #2 (RAM #2)
1	1	Bank #3 (RAM #3)
BIT 7	BIT 6	STATUS OF SERIAL INTERFACE
0	0	Not Used
0	1	SIO2
1	0	SIO1
1	1	RS-232C

# (4) PIO 81C55 Address

I/O A	ddress	Select *
	1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 0	Internal command/Status register
1011	1   1001 	General I/O Port A (PAO to PA7)
	1010	General I/O Port B (PBO to PB7)
	1011	General I/O Port C (PC0 to PC5)

ξ.

۲

# * Port A output

٩

1 0	11	1001		ou⊤	B9			
	7	6	5	4	3	2	1	0
	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PAO
	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
	KS7	KS6	KS5	KS4	KS3	KS2	KS1	KS0
				сск	CD0	C2	С1	со

PA7 to PA0	LCD Chip Select
PD7 to PD0	Printer Data Port
KS7 to KS0	Keyboard
C2 to C0	Clock Command Output Port
CDO	Clock Data Output Port
CCK 0 1	Calendar Shift Clock Clock Off Clock On

* Port B Output


10	11	10	10	OUT	OUT BA				•
		6 DTR	5 BELL	4 APO	3 DCD	2 MC	1 PB1	0 PB0	
					<u>RD</u>			KS8	
$PB1 \sim PI$	30			LC	D Chip	o Sele	ct		
MC 0 1		MELODY CONTROL OUTPUT On Off					TPUT		
DCD/RD 0 1		DCD/RD SELECT OF THE RS-232C Ring Detect Data Carrier Detect					E RS-232C		
APO 0 1		AUTO POWER OFF OUTPUT Output Off Output On					PUT		
BELL O I		BUZZER OUTPUT Ring Not Ring							
DTR		RS-232C DTR output Active Low					tive Low		
RTS				RT	S out	put A	ctive	Low	

÷.

۲

·

* Port C Input



CDI	Clock Data Input Port
SLCT 0 1	PRINTER BUSY Printer Ready Printer Busy
BCR	Bar Code Reader Data Input Port
CTS	CTS Input Active Low
DSR	RS-232C DSR Input Active Low

 $\langle \cdot \rangle$ 

۲ .

(6) USART Data I/O Port

1100	1000	IN/OUT C8				
USART DATA PORT						

- (7) Usart Control Port
  - * Command Write

1	101 100	0 00	<b>T</b> D8				
	_	4	3	2	1	0	
		CLS2	CLS1	PI	EPE	SBS	
SBS 0 1	STOP BIT SELECT Stop bit length is 1 bit. If data length is 5 bits, stop bit length is 1.5 bi In the other case, it is 2 bit.						ength is 1.5 bits.
EPE 0 1	EVEN PARITY ENABLE Odd Parity Even Parity						
PI 0 1	PARITY INHIBIT Generate parity and check Inhibit generating parity and check					ck	
CLS2 0 0 1 1	CLS1 0 1 0 1	0 Data Length 5 bits 1 Data Length 6 bits					ELECT

## * Status read

1 1	01 ¹	1000	ם או	8			
	7		4	3	2	1	0_
	LPS		TBRE	PE	FE	OE	
DCD/RD 0 1		On Off					
OE 1		Overrun Detected	Overrun Error Detected				
FE 1		Framing Detected	Framing Error Detected				
PE 1		Parity Er Detected	TOT				
TBRE 1			Transmitter Buffer-register Empty ready to receive data to transmit				
LPS 1			LOW POWER SIGNAL low power voltage				


-.

× ,

# 3.2 Physical Specifications

# 3.2.1 Signal Lines

- (1) Printer Interface
  - Printer 26 pin connector using a flat cable




∢

Pin number	Signal name	Remarks	Pin number	Signal name	Remarks
1	STROBE	Write strobe	2	GND	Signal ground
3	PD0	Parallel data 0	4	GND	Signal ground
5	PD 1	Parallel data 1	6	GND	Signal ground
7	PD2	Parallel data 2	8	GND	Signal ground
9	PD3	Parallel data 3	10	GND	Signal ground
11	PD4	Parallel data 4	12	GND	Signal ground
13	PD5	Parallel data 5	14	GND	Signal ground
15	PD6	Parallel data 6	16	GND	Signal ground
17	PD7	Parallel data 7	18	GND	Signal ground
19	NC		20	GND	Signal ground
21	BUSY	Printer busy	22	GND	Signal ground
23	NC		24	GND	Signal ground
25	SLCT	Printer select	26	NC	

# (2) CMT Interface

•

· CMT 8-pin DIN CONNECTOR



٧.

Pin number	Signal name	Remarks
1	ТхС	TTL level output
2	GND	Signal ground
3	GND	Electrical power ground
4	міс	Output to MIC
5	EAR	Input from EAR
6	REM1	Remote terminal
7	REM2	Remote terminal
8	Vcc	+5 V

#### (3) RS-232C Interface

- RS-232C 25-pin D SUB CONNECTOR					
	Pin number	Signal name	Remarks		
	1	GND	Protective ground		
	2	TxD	Transmit data		
	3	RxD	Receive data		
	4	RTS	Request to send		
	5	стѕ	Transmission authorized		
	6	DSR	Data set relay		
	7	GND	Signal ground		
	8	DCD	Data carrier detect		
	2				

Ę,

**K** .

Either 8-pin (DCD) or 22-pin (RD) can be selected by software control.

DTR

RD

- - -

Data carrier ready


Bell detect

20

22

25

- (4) Bar Code Reader Interface
  - BCR 9-pin D SUB CONNECTOR



.

ζ.

٦

.

Pin number	Signal name	Remarks
1	NC	Not connected
2	R x DB	Receive data
3	NC	Not connected
4	NC	Not connected
5	GND	Signal ground
6	NC	Not connected
7	GND	Signal ground
8	NC	Not connected
9	Vcc	+5 V


# (5) SIO1 Interface

# · SIO1 8-pin DuPont BERG modular jack

SIOI

÷

×



Pin number	Signal name	Remarks
1	GND	Signal ground
2	TxD	Transmit data
3	RxR	Receive data
4	RTS	Request to send
5	стѕ	Transmission authorized
6	Vcc	+5 V
7	NC	Not connected
8	NC	Not connected

3-25

.

# (6) SIO2 Interface

# · SIO2 6-pin DuPont BERG modular jack


SIO2

-

۲


_

 $\hat{\mathbf{Q}}$ 



Pin number	Signal name	Remarks
1	GND	Signal ground
2	TxD	Transmit data
3	RxR	Receive data
4	RTS	Request to send
5	стѕ	Transmission authorized
6	Vcc	+5 V

# (7) ROM Cassette/System Bus



÷

¥

Pin number	Signal name	Remarks
1	VDD	+5 V
2	VDD	+5 V
3	AD0	Address/Data 0
4	AD4	Address/Data 4
5	AD1	Address/Data 1
6	AD5	Address/Data 5
7	AD2	Address/Data 2
8	AD6	Address/Data 6
9	AD3	Address/Data 3
10	AD7	Address/Data 7
11	NC	No Connection
12	NC	No Connection
13	A8	Address 8
14	A12	Address 12
15	A9	Address 9
16	A13	Address 13
17	A10	Address 10
18	A14	Address 14

(Cont)

Pin number	Signal name	Remarks
19	A11	Address 11
20	A15	Address 15
21	A16	Address 16
22	A18	Address 18
23	A17	Address 17
24	A19	Address 19
25	NC	No Connection
26	NC	No Connection
27	RD	Read
28	WR	Write
29	10/M	IO OR Memory
30	ALE	Address Latch Enable
31	HOLD	HOLD
32	HOLDA	HOLD Acknowledge
33	INTR	INTERRUPT
34	INTA	INTER Acknowledge
35	RESET	RESET
36	READY	READY
37	ROME	ROM Enable
38	E	Enable
39	BANK#3	ROM Cassette Select signal
40	NC	No Connection
41	HADRD	High Address Disable
42	LADRD	Low Address Disable

 $\langle \cdot \rangle$ 

۲

`

(Cont)

Pin number	ber Signal name Remark	
43	CLK	Clock
44	POWER	RAM Protect signal
45	GND	Ground
46	GND	Ground
47	NC	No Connection
48	NC	No Connection

#### 3.2.2 Power Supply

The PC-8201 can operate with the three types of power supply.

 (1) SUM-3 dry cells (Four) AM-3 (Alkali Manganese dry cell) This can be used for more than 18 hours. (Normal: at standby: 16K RAM)

> SM-3 (Manganese dry cell) This can be used for more than 6 hours. (Normal: at standby: 16K RAM)

#### (2) Ni-Cd battery PC-8201-90

This can be used for more than 5.5 hours. (Normal temperature: at standby: 16K RAM) It is possible to floating charge. charge 48 H No time limit for recharging It is charged in spite of power on or off of the PC-8201.

(3) AC adapter PC-8271-01

The AC adapter specifications are based on the functional specifications of the PC-8271-01. The PC-8201 has an EMERGENCY battery.

Backup time:

System equipped with 64K	More than 7 days (Normal)
System equipped with 16K	More than 26 days (Normal)

Battery is changed by AC adapter or operation battery. A backup power switch can disable to backup or floating charge.  $\langle j \rangle$ 

۲

#### 3.2.3 Structure and Size

The mechanism is shown in appendix, also the color, the display characters, and the case style are shown in it.

¥

## 3.3 Interface to Other Hardware

- (1) RS-232C This port is compatible with the RS-232C standard.
- (2) PrinterCan be directly connected with printers with Centronics compatible port.
- (3) Bar Code Reader Can be directly connectes with a bar code reader with a Centronics compatible parallel port.
- (4) Audio Cassette Tape Recorder Can be directly connected with commercial audio cassette tape recorder.
- (5) Serial I/O
   Can be directly connected with peripheral interfaces having a CMOS serial interface.
- (6) ROM/RAM Cartridge Use to expand the system bus slot.
- (7) Other Peripheral Circuits Via system bus slot

#### 3.4 Software Interface

The PC-8201 is a peripheral computer which uses 8-bit CMOS and an 80C85 CPU. The command set is the same as the 8085.

#### 3.5 Human Interface

LCD display
 A 240 x 64 dot full graphic LCD display is used. The standard display character is 40 characters x 8 rows.

It is possible to control the contrast by volume. The contrast is changed by view angle.

## (2) Keyboard

The following show the key arrangement of keyboard unit and a table of character codes. The F-key and J-key, which is key tops of home position, have tubarcles. The key tops are made from standard plates made by Alps.

- -


*1* PC-8201 Keyboard

Character codes 60H and 7EH cannot be transmitted from the keyboard.

*2* Graphic key combination input

Character codes 80H to 9FH can be input by depressing key together with the graphic key. Character codes A0H to BFH can be input by combining the graphic key and shift key.

*3* User Defined Characters Character codes 83H to FFH can be defined by the user.



PC-8201 Key Arrangement

## PC-8201 Character Code

N ]						_		1		_			_		-	
$\backslash$ ^H	0	1	2	3	4	5	6	7	8	9	Α	в	с	D	E	F
L \	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0	C/@	C/P	ISPACEI	0	ø	Р	.	p	G/Z	G/Q	GS/Z	GS/Q				
0000									•							
1	C/A	c/a	!	,	А	a	а	q	G/X	G/W	GS/X	GS/W				
0001	SHIFT/+-	C/←				<u> </u>		4	L							
2	C/B	C/R	"	2	в	R	ь	r	G/C	G/E	GS/C	GS/E				
0010	SHIF T/	INS C/-→		-				•	***							
3	c/c	c/s	#	3	с	s	c	s	G/V	G/R	GS/V	GS/R				
0011	STOP		#	3			۲ ـ ـ	3								
4	C/D	с/т	s	4		-			G/B	G/T	GS/B	GS/T				
0100		SHIFTA	э 	4	D	Т	d	t								
5	C/E	c/u		E	_				G/N	G/Y	G\$/N	GS/Y				
0101			%	5	E	U	e	u								
6	C/F	C/V		6	-		f		G/M	G/U	GS/M	GS/U		1		
0110	541F*:+		&	6	F	V	ľ	v					:			
7	C/G	c/w	•	_					G/L	G/I	GS/L	GS/I				
0111		C/†		7	G	W	9	~							ł	
8	с/н	c/x		_					G/A	G/0	GS/A	GS/O				
1000	BS		(	8	н	X	h	×								
9	с/і	C/Y							G/S	G/P	GS/S	GS/P				·
1001				9	I	Y	i	Y					1			
A	C\1	c/z							G/D	G/@	GS/D	GS/\	1	[		
1010		C/‡	*	:	J	Z	i	z								
в	с/к		1	<u> </u>		1.		1	G/F	G/\	GS/F	GS/:		1		
1011		ESC	+	;	K	[	k	{								
с	C/L	<u> </u>			1				G/G	G/,	GS/G	GS/<		†	1	
1100		-	•	<			1	:						1		
D	с/м					Ι.		)	G/H	G/.	GS/H	GS/>				
1101	لہ	-	-	=	M	]	m	}		1						
E	C/N			<u> </u>	-		1	~	G/J	G/,	GS/J	GS/?			<u> </u>	
1110		Î	·	>	N		n									
F	c/0			-				(DEL)	G/K	G/]	GS/K	GS/}		1	-	
1111		ļ	1	?	0	-	0					,,				
L	Notes: C/ means 🕾 +.															

-

G/ means +. GS/ means + [Puft] +.

۲ ,

•

 $\langle c \rangle$ 

3-32

• •

## 3.6 Performance Specification for the PC-8201

CPU ROM	80C85 2.4 MHz operation 32K bytes (Max 64K bytes)	•		
RAM	16K bytes (Max 64K bytes)		٩	-,
LCD display	240 x 64 dots (40 characters x 8 rows)			7
Printer I/F	Centronics specification; one channel			
Calendar watch	D1990AC			
Keyboard	Keyboard (See Item 4.5.)			
Serial I/F	300 to 19200 baud CMOS level			
	two connectors			
RS-232C I/F	300 to 19200 baud 5 V output			
	one channel			
	(Serial I/F uses the same serial channel as	the RS-232C I/F by		
	switching.)			
CMT I/F	Compatible with the PC-8001			
Bar Code Reader	Based on HREDS-3050 interface made by H	lewlett-Packard.		

# 3.7 Accessories

(1)	CMT cable	1
(2)	Demo tape	1
(3)	Soft case	1
(4)	Users manual	1
(5)	Reference manual	1
(6)	Warranty	1


# CHAPTER 4 DISASSEMBLY/REASSEMBLY

 $\langle \cdot \rangle$ 


## 4.1 Disassembly

- * Save any data caution in the RAM before continuing.
- * Turn off the PC-8201 power. Remove the battery case, turn off the backup power switch. (If using an AC adapter, remove it also.)

## 4.1.1 PC-8201 Cover




Turn the PC-8201 over, and unscrew. (eleven points)




Uncovered PC-8201

## 4.1.2 LCD Board




Remove LCD connector and LED connector; unscrew LCD board. (Four points)

## 4.1.3 Keyboard



Remove the two keyboard connectors: unscrew the keyboard. (Five Points)


## 4.1.4 Power Supply Board



Remove power supply connector; unscrew the power supply board.

#### 4.1.5 Main Board

* Remove the battery cassette before continuing.



If removing the main board, unscrew the followings.

- * Printer connector (Two)
- * Speaker connector
- * Slot cover (Four)
- * Main board (Five)

#### 4.2 Reassembly

## CAUTION

Before continuing, save any data in RAM using the cassette tape. After completing adjustments, reload RAM from the cassette.

## 4.2.1 LCD Board


- (1) Turn off the power; remove the battery case: turn off the backup power switch. (If using an AC adapter, remove it also.)
- (2) Remove the PC-8201 cover Remove the LCD board
- (3) Replace the LCD board
- (4) To reassemble. follow these steps in reverse.

#### 4.2.2 Keyboard

- (1) Turn off the power; remove the battery case; turn off the backup power switch. (If using an AC adapter, remove it also.)
- (2) Remove the PC-8201 cover. Remove the keyboard.
- (3) Replace the keyboard.
- (4) To reassemble, follow these steps in reverse.

#### 4.2.3 Keyboard Switch

- (1) Turn off the power; remove the battery case; turn off the backup power switch. (If using an AC adapter, remove it also.)
- (2) Remove the PC-8201 cover. Remove the keyboard switch.
- (3) Search for the key number of the keyboard switch to be changed. The key number is written on the keyboard printed circuit board.
- (4) Remove the solder from the key switch to be changed. (When removing solder, be careful not to damage or cut the pattern.)
- (5) Pull out the key top.
- (6) Remove the key switch. (Pull up, pinching the lock with pliers.)
- (7) When installing a new switch, press it down until it comes into contact with the base plate.
- (8) Solder the new key switch to the keyboard printed circuit board.
- (9) Insert the key top.
- (10) Reassemble in reverse order.



Key Number

4 - 4

 $\langle c \rangle$ 

#### 4.2.4 Power Supply Board

- (1) Turn off the power: remove the battery case; turn off the backup power switch. (If using an AC adapter, remove it also.)
- (2) Remove PC-8201 cover. Remove power supply connector. Remove power supply board.
- (3) Replace power supply board.
- (4) Reassemble in reverse order.

#### 4.2.5 Main Board


- (1) Turn off the power; remove the battery case; turn off the backup power switch. (If using an AC adapter, remove it also.)
- (2) Remove PC-8201 cover. Remove LCD connector. Remove LED connector. Remove keyboard connector. Remove power supply connector. Remove main board.
- (3) Replace the main board.
- (4) Reassemble in reverse order.

## 4.2.6 ROM

(1) Turn off the power: remove the battery case: turn off the backup power switch. (If using an AC adapter, remove it also.)

{

(2) Unscrew the ROM cover. (Three points)




**ROM Cover Screws** 

(3) Remove the two old ROM chips. (Use a screwdriver between the socket and the ROM and gently pry up.)

Ę

- (4) Insert new ROM chips in socket.
- (5) Replace ROM cover.
- 4.3 Installation
- 4.3.1 Inserting Cartridge (RAM, ROM)



## - System Slot -

When using RAM cartridge or ROM cartridge. insert into the system slot.


* If inserting the cartridge, turn off the power and insert cartridge firmly.

## 4.3.2 Battery Installation


The PC-8201 is operated by four SUM-3 batteries. The PC-8201 is not shipped with batteries inserted. The following procedure explains how to insert.

**(**.,


(1) Turn off the power, and turn unit upside down.




(2) Applying pressure on points A and B, slide the battery cassette out from the main unit.



(3) Remove the battery cassette. Set it like following.




(4) Insert a coin in the guide groove, and twist to the arrow to remove the upper cover.



(5) Insert batteries. The spring side is the negative pole. Set the cells carefully like following.

 $\langle \cdot \rangle$ 



(6) Replace the cover. If it closed, it snaps. Then reassemble in reverse order.


# CHAPTER 5 OPERATION TEST

## Preparation

The following is needed for the operations test.

- (1) Oscilloscope (100 MHz)
- (2) Tester
- (3) Test Connector

## 5.1 Operations Test Flow Chart



## 5.2 CPU Peripheral Circuit

## 5.2.1 PC-8201 Power Supply Operation Test

(Reference) Chapter 4 DISASSEMBLY/REASSEMBLY

(1) Measured power supply

PIN No. 3	-5 V
PIN No. 6	5 V
(within +10% to -5%)	

* If power supply operation is abnormal, see Item 6.2.1 "PC-8201 Abnormal Power Supply".

ζ.

#### 5.2.2 Reset Operation Test

As soon as the power supply is turned on or reset is depressed, the RESET signal in U17, 80C85, (P36) changes from "H" level to "L" level and the RESET OUT signal in U17 (P3) changes from "L" level to "H" level.




Figure 5.1 Reset Operating Test

* If reset is abnormal, see Item 6.2.2 "PC-8201 Abnormal Reset".




Figure 5.2 80C85 Terminal Connection (Top view)

(1) 80C85 Terminal Signals

When turning on the PC-8201 power supply or depressing the reset switch, if each terminal of U17 (80C85) operates correctly, you can confirm the pulse changing to the opposite level at each terminal.

Following signals are like next.

RESET	(P36)	"H" level	(+5 V)
RESET OUT	(P3)	"L" level	(+0 V)
HLDA	(P38)	"L" level	(+0 V)
TRAP	(P6)	"L' level	(+0 V)
VDD (+5 V)	(P40)	"H" level	(+5 V)
GND	(P20)	"L" level	(+0 V)

Then the contents of Figure 5.3 are displayed on the monitor.

1983/01 BASIC	/01 00:00:00 TEXT	(C) M TELCOM	licrosoft #1
-,-		-,-	
		<del>-</del>	
			<b></b> -
	<b></b> -		
Load	Save Nar	ne List	12374

Figure 5.3 Start Message

## (2) 80C85 Operation Signal

If the PC-8201 operates correctly, you can confirm the signal in Figure 5.4.




Figure 5.4 80C85 Operating Test

(If the CPU (80C85) is abnormal, see Item 6.2.3 "Abnormal CPU".)

#### 5.2.4 CPU Clock Operation Test

Measure U17, 80C85, (P37) of the CPU clock. Figure 5.5 shows the signal at U17 (P37).

4




Figure 5.5 U17 (P37) Output Signal

* If CPU CLOCK is abnormal. see Item 6.2.4.

## 5.2.5 Calendar Clock Operation Test

Measure whether the signal in Figure 5.6 is being transmitted to U20 (P10) of calendar clock.




Figure 5.6 Calendar Clock Signal

(Reference) Figure 5.7 "Calendar Clock Peripheral Circuit"

* If the calendar clock is abnormal, see Item 6.2.5 "Abnormal Calendar Clock".




Figure 5.7 Calendar Clock Peripheral Circuit

#### 5.3 I/O Peripheral Circuit

## 5.3.1 LCD Operation Test

(1) When executing the test program in Figure 5.8. LCD block in Figure 5.9 is erased and displayed in order.

```
5
  PRINT CHR$(27);CHR$(85)
10 OUT 185,255:0UT 186,3
20 OUT 240,56:OUT 240,57
30 FOR N=1 TO 319:PRINT "X";:NEXT
40 FOR N=0 TO 7
50 OUT 240,56:OUT 185,255:OUT 186,3:OUT 240,57
60 OUT 240,56:OUT 185,255-2^N:OUT 240,57
70 FOR I=1 TO 600:NEXT
              :OUT 186,0:OUT 240,57
80 OUT 185,0
90 NEXT: OUT 240,56
100 FOR N=0 TO 1
110 OUT 240,56:OUT 186,3-2^N:OUT 240,57
120 FOR I=1 TO 600:NEXT
125 OUT 185,255:0UT 186,3
130 NEXT
140 OUT 185,255:OUT 186,3
150 OUT 240,56:OUT 240,57
```

Figure 5.8 Test Program

			D	
Block	Block	Block	Block	Block
No. 1	No. 2	No. 3	No. 4	No. 5
Block	Block	Biock	Block	Block
No. 6	No. 7	No. 8	No. 9	No. 10

Figure 5.9 LCD Canvas

(2) By executing the test program in Figure 5.10, you can confirm the signal in Figure 5.11 on LCD connector (CN7)

10 PRINT "1"; : GOTO 10




Figure 5.11 LCD Connector Signal

(Reference) Figure 5.12 "LCD Peripheral Circuit"

* If the LCD is abnormal, see Item 6.3.1 "Abnormal LCD".




Figure 5.12 LCD Peripheral Circuit

5-7

#### 5.3.2 SIO2 Port Operation Test

#### Preparation

Connect the pin in Figure 5.14 with SIO2 connector.

(1) SIO2 Port Test Program


Test using the program in Figure 5.13.

Repeat to transmit/receive the data (Addresses &H1 to &HFF), and display the received data on the monitor, then compare it with the transmitted data. If it is normal, "SIO2 TEST OK" is displayed. or "SIO2 ERROR" is displayed. You can confirm the signal in Figure 5.15 in P2 and P3 of the SIO2 connector.

10 OUT 144,64:OUT 216,27 20 OUT 188,3 :OUT 189,64 :PRINT CHR\$(12) 30 FOR A=1 TO 255 :OUT 200,A:B=INP(200) 31 'V=INP(216) AND 4 :IF A=4 THEN LPRINT "OKK"; 40 IF A(>B GOTO 80 ELSE PRINT B; 60 NEXT 70 PRINT:PRINT "SIO2 TEST OK":END 80 PRINT:PRINT "SIO2 ERROR!!":END

Figure 5.13 Test Program

· SIO2 6-pin DuPont BERG modular jack



	Pin number	Signal name
;	1	GND
	2	TxD
	<del>~~</del> 3	RxR
	4	RTS
	5	CTS
	6	Vcc

Figure 5.14 Connected Circuit

(Reference) Figure 5.16 "Serial Interface Peripheral Circuit".

* If SIO2 is abnormal, see Item 6.3.2 "Abnormal SIO2".





Figure 5.15 SIO2 Data Signal



÷

Figure 5.16 Serial Interface Peripheral Circuit

## 5.3.3 BCR Interface Operation Test

Connect the pin Figure 5.18 with the BCR connector.

 BCR Interface Test Program Test using the program in Figure 5.17. If the BCR interface is normal, "BCR TEST OK" is displayed, or "BCR ERROR" is displayed. The signal in U27 (P6) changes from an "L" level to "H" level by connecting the circuit.

10 FOR N=1 TO 255 20 A=INP(187) AND 8 30 IF A AND 8 THEN PRINT N; ELSE GOTO 100 40 NEXT 50 PRINT :PRINT "BCR TEST OK" :END 100 PRINT :PRINT "BCR ERROR !!"

Figure 5.17 Test Program




Figure 5.18 Pin Connection

 $(\cdot)$ 

* If BCR is abnormal, see Item 6.3.3 "Abnormal BCR Interface".




Figure 5.19 BCR Peripheral Circuit

## 5.3.4 RS-232C Interface Operation Test

(Preparation)

Connect the pin in Figure 5.21 with the RS-232C connector.

(1) RS-232C Connector Test Program

Test using the program in Figure 5.20.

Repeat transmitting and receiving the data (address &H1 to &HFF). and display the received data on the monitor. then compare it with the transmitted data. If the RS-232C interface is normal, you can confirm each terminal signal in Figure 5.22, "RS-232C TEST OK" is displayed when the test is finished. If it is abnormal, "RS-232C ERROR" is displayed.

```
10 OUT 144,192:OUT 216,27

20 OUT 188,3: OUT 189,64 :PRINT CHR$(12)

30 FOR A=1 TO 255:OUT 200,A:B=INP(200)


40 IF A<>B GOTO 80 ELSE PRINT B;

50 FOR N=1 TO 100:NEXT

60 NEXT

70 PRINT:PRINT "RS-232C TEST OK":END

80 PRINT:PRINT "RS-232C ERROR !!":END
```







Figure 5.21 Pin Connection



 $\langle \cdot \rangle$ 

Figure 5.22 RS-232C Data Signal

(Reference) Figure 5.16 Serial Interface Peripheral Circuit

* If the RS-232C is abnormal, see Item 6.3.4 "Abnormal RS-232C".

## 5.3.5 SIO1 Interface Operation Test

## (Preparation)

Connect the pin in Figure 5.24 with SIO1 connector.


(1) SIO1 Interface Test Program

Test using the program in Figure 5.23.

Repeat transmitting and receiving the data (address &H1 to &HFF). Display the received data on the monitor, then compare it with transmitted data. If it is normal, "SIO1 TEST OK" is displayed, otherwise "SIO1 ERROR" is displayed. If SIO1 operates correctly, you can verify the signal in Figure 5.25 at the connector pin.


10 OUT 144,28:OUT 216,27
20 OUT 188,8 :OUT 189,64:PRINT CHR\$(12)
30 FOR A=1 TO 255 :OUT 200,A:B=INP(200)
40 IF A(>B GOTO 80 ELSE PRINT B;
60 NEXT
70 PRINT:PRINT "SIO1 TEST 0K":END
80 PRINT:PRINT "SIO1 ERROR!!":END

Figure 5.23 Test Program



Pin number	Signal name
1	GND
- 2	TxD
3	RxR
4	RTS
5	стѕ
6	Vcc
7	NC
8	NC

SIO1 8-pin DuPont BERG modular jack



6

Figure 5.25 SIO1 Data Signal

(Reference) Figure 5.16 "Serial Interface Peripheral Circuit"


* If the SIO1 interface is abnormal, see Item 6.3.5 "Abnormal SIO1."

#### 5.3.6 Printer Interface Operation Test

#### (Preparation)

Connect the pin in Figure 5.26 with the printer bus connector.

- (1) The terminal number 1 (PSTB) transmits "H" level and the terminal number 21 (BUSY) transmits "L" level.
- (2) By executing the test program in Figure 5.27, you can verify the signal in Figure 5.28.
- · Printer 26-pin connector





10 LPRINT CHR\$(255);:GOTO 10

Figure 5.27 Test Program




Figure 5.28 Each Terminal Signal

(Reference) Figure 5.29 "Printer Interface Peripheral Circuit"

* If the printer interface is abnormal, see Item 6.3.6 "Abnormal Printer Interface".





Figure 5.29 Printer Interface Peripheral Circuit

.

# 5.3.7 Audio Cassette Interface Operation Test

(1) REC Operating Test

By executing the test command in Figure 5.30, you can verify the signal in Figure 5.31.








Figure 5.31 Terminal Signals


 $\langle \rangle$ 

## (2) MON Operation Test

#### (Preparation)

Connect the pin in Figure 5.32 with the cassette connector.

a) By connecting the circuit, you can measure the signal in Figure 5.33.



Pin number	Signal name
- 1	Τ×C
2	GND
3	GND
4	MIC
- 5	EAR
6	REM1
7	REM2
8	Vcc






Figure 5.33 Terminal Signals

b) By executing the test command in Figure 5.34, you can measure the signal in Figure 5.35.





Figure 5.35 Terminal Signals

(Reference) Figure 5.36 "Audio Cassette Interface Peripheral Circuit"

* If the Audio cassette interface is abnormal, see Item 6.3.7 "Abnormal Audio Cassette Interface".

•



7

5.3.8 I/O Port Operation Test

* If the operating test is abnormal, see Item 6.3.8 "Abnormal I/O Port".

(Reference)	Figure	ROM peripheral circuit
	Figure	81C55 peripheral circuit
	Figure	6402 peripheral circuit

 OUT 90H Operating Test By executing the test program in Figure 5.37, the signal at U36 (P9) changes from "L" level to "H" level.

10 OUT 144,8



(2) OUT A1H Operating Test

If pushing the SHIFT-key and the BANK-key at the same time in MENU mode, you can confirm the signal shown in Figure 5.38 in U53 (P1).




Figure 5.38 Signal in U53 (P1)

(3) IN AOH Operation Test

By pushing the SHIFT-key and the BANK-key at the same time in MENU mode, the signal in U11 (P2) changes from "L" level to the signal shown in Figure 5.39.





Figure 5.39 Signal in U11 (P1)

(4) OUT B9H Operation Test

By executing the test program in Figure 5.40, you can confirm the signal shown in Figure 5.41 in U18 (P21).






Figure 5.41 Signal in U18 (P21)

(5) OUT BAH Operation Test

By executing the test program in Figure 5.42, the signal in U18 (P31) changes from "H" level to "L" level.

10 OUT 186,0



(6) IN BBH Operation TestYou can confirm the signal shown in Figure 5.43 in U18 (P37).




Figure 5.43 Signal in U18 (P37)

# (7) IN/OUT C8H Operation Test

(Preparation) Connect the pin 2 of the RS-232C connector with the pin 3. (See Figure 5.21 "Pin connection" of item "RS-232C Interface Operating Test". By executing the test program in Figure 5.44, you can confirm the signal shown in Figure 5.45 in U21 (P12).

10 OUT 144,192:OUT 216,3 20 OUT 183,3 :OUT 189,64:PRINT CHR\$(12) 30 A=9 :OUT 200,A:B=INP(200) 40 IF A(>B GOTO 80 ELSE PRINT B; 70 GOTO 30 80 PRINT "ERROR"

Figure 5.44 Test Program




Figure 5.45 Signal in U21 (P12)

#### (8) OUT D8 Operation Test

Connect the pin 2 of the RS-232C connector with the pin 3. (See Figure 5.21 "Pin Connection" of item "RS-232C Interface Operating Test".

£.

By executing the test program in Figure 5.46, you can confirm the signal shown in Figure 5.47 in U21 (P12).

```
10 OUT 144,192:OUT 216,27
20 OUT 183,3 :OUT 189,64:PRINT CHR$(12)
30 A=9 :OUT 200,A:B=INP(200)
40 IF A()B GOTO 80 ELSE PRINT B;
70 GOTO 30
80 PRINT "ERROR"
```

Figure 5.46 Test Program




Figure 5.47 Signal in U21 (P12)

### (9) IN D8H Operation Test

- a) When switching the power switch from OFF to ON, the signal in U34 (P2) changes from "L" level to "H" level.
- b) Execute the test program in Figure 5.48; if IN D8H is normal, "128" is displayed.

10 PRINT INP(216) AND 128

Figure 5.48 Test Program

## 5.3.9 Speaker Operation Test

 Speaker Operation Test Program Test using the program in Figure 5.49. If the speaker is normal, it repeats ON and OFF.

10 BEEP 20 GOTO 10

#### Figure 5.49

## 5.3.10 Keyboard Operation Test

(1) Push all key-switches, and verify that the character is displayed on the LCD when pushing character key-switch and that the special functions operate correctly when pushing special function key-switches.

÷

# CHAPTER 6 TROUBLESHOOTING

ŝ


This chapter explains primary defects and how to troubleshoot them. It is impossible to explain all problems, so we hope this chapter will help you in your maintenance.


# Repairing

- * Clear the user's claim, and describe it in a reception or a report.
- * Describe the accessories in a reception.
- * Repairing the instruments which have set switches such as mode, notes the switch condition.
- * Check the view.
- * If it is damaged, according the claim, repair it. If the damage does not accord the claim, repair it after consulting the user.


(Reference)	CHAPTER 4	DISASSEMBLY/REASSEMBLY
	CHAPTER 5	OPERATING TEST

# 6.1 Troubleshooting Flowchart







 $\langle \cdot \rangle$ 



 ${\bf i}_{i}$ 



÷.,



# 6.2 CPU Peripheral Circuit

# 6.2.1 PC-8201 Abnormal Power Supply

Turn on PC-8201 power.

Symptoms -

Nothing is displayed on the LCD.

(1) Process of checking

2:

- a) When using a battery
  - 1: Is the voltage of the battery cassette 6 V?
  - 2: Is 6 V of power being transmitted to CN3 (P3) on the power board?
- b) When using a DC adapter
  - 1: Is the 9 V power supplied to DC adapter?
    - Is the 9 V power supplied to CN3 (P3) on the power board?
    - If it is not supplied there, the adapter jack connection is bad or D8 is bad.
- c) When using a battery or DC adapter
  - 1: Is the signal transmitted to each part in Figure 6.1?




Figure 6.1 Power Supply Circuit, Output Signal

- d) Is the voltage power supplied to each pin of CN1?
  - 6 _ _ _ 5 V 3 -5 V- - -4 5 V If the voltage is not supplied to these pins, the 5 GND _ _ _ power board is bad. 12 _ _ _ 5 V 16 _ _ _ 6 V 9 V 18 _ _ _

### 6.2.2 PC-8201 Abnormal Reset

Always at reset state. (CN1 (P9) keeps "L" level.)

- a) If CN (P10) is less than 7.5 V power, U2. Q16, C1, or D7 of power board are bad.
- b) If the collector of Transistor 2 is not "L" level, transistor 2 is bad.

- Symptoms -

Reset is not enabled at power-on.

- a) When pushing a reset switch, if reset does not operate, the reset switch is bad.
- b) Check the collectors of transistors 2 and 1.

#### 6.2.3 PC-8201 Abnormal CPU (80C85)

----- Symptoms --

The CPU does not operate.

* See Item 5.1.3 "CPU (80C85) Operation Test".

If you can verify following abnormalities, exchange the CPU board.

- (1) Causes:
  - a) RESET (P36) is "L" level.
  - b) READY is "L" level.
  - c) Clock keeps "L" level or "H" level. (See Item 5.1.3 "CPU Clock Operation Test".)

# 6.2.4 Abnormal CPU Clock

_____ Symptoms _____

The CPU does not operate.

If you can verify following abnormalities, exchange the CPU board.

- a) When you cannot verify the correct signal at U17 (P37).
- b) If there is no signal at U17 (P1, P2), then U17, the crystal transmitter, C12, or C11 are bad.

## 6.2.5 Abnormal Calendar Clock

* See Item 5.1.5 "Calendar Clock Operation Test".

If you can verify following abnormalities, exchange the CPU board.

a) If you cannot verify the correct signal in U10 (P10), then U10 is bad.

# 6.3 I/O Peripheral Circuit

#### 6.3.1 Abnormal LCD Display

* See Item 5.2.1 "LCD Operation Test".

If you can verify following abnormalities. exchange the LCD board.

- a) If you can verify the correct signal at the LCD connector, the LCD board is bad.
- b) If the correct signal is not at the LCD connector. U18, U42, U23, U16, U2, U3, U4, U5, U17, or U14 are bad.

#### 6.3.2 Abnormal SIO2 Port

* See Item 5.2.2 "SIO2 Port Operation Test".

If you can verify following abnormalities, exchange the CPU board.

a) If something is abnormal when executing the general port operating test program (when "SIO ERROR" is displayed). U25, U21, or U22 are bad.

#### 6.3.3 Abnormal BCR Interface

* See Item 5.2.3 "BCR Interface Operation Test".

If you can verify following abnormalities, exchange the CPU board.

a) If something is abnormal when executing the BCR operating test program (when "BCR ERROR" is displayed). U27 is bad.

#### 6.3.4 Abnormal RS-232C Interface

* See Item 5.2.4 "RS-232C Interface Operation Test".

If you can verify following abnormalities, exchange the CPU board.

a) If something is abnormal when executing the RS-232C operating test program (when "RS-232C ERROR" is displayed). U30, U31, U21, U19, or U22 are bad.

#### 6.3.5 Abnormal SIO1 Interface

* See Item 5.2.5 "SIO1 Interface Operation Test".

If you can verify following abnormalities, exchange the CPU board.

a) If something is abnormal when executing the SIO1 interface operating test program (when "SIO1 ERROR" is displayed), U25, U19, U21, or U22 are bad.

#### 6.3.6 Abnormal Printer Interface

* See Item 5.2.6 "Printer Interface Operation Test".

If you can verify following abnormalities, exchange the CPU board.

a) If the data signal (PDB0 to PDB7) is abnormal, confirm the signal in U28 and in U35.

If they are normal, the printer bus connector is bad. If they are abnormal, U28 or U35 are bad.

b) If PSTB signal is abnormal, confirm the signal in U12 (P2).

If it is normal, the printer bus connector is bad. If it is abnormal, U12 is bad.

c) If BUSY signal is abnormal, confirm the signal in U18 (P39).

If it is normal, the printer connector is bad. If it is abnormal, U18 is bad.

#### 6.3.7 Abnormal Audio Cassette Interface

* See Item 5.2.7 "Audio Cassette Interface Operation Test".

If you cannot verify the correct signal when executing the audio cassette interface operating test program, the cause is listed below.

a) If REM+ and REM- are opened while REM is operating, RL (relay) is bad.

- b) If the REC operating test, the MON operating test and the REM operating test are all normal and WRITE or READ to the audio cassette is abnormal, the cause is listed below.
  - * Cassette bus connector is bad.
  - * U43, U41, U44, or U27, of serial interface circuit are bad, and U26 is bad.

#### 6.3.8 Abnormal I/O Port

* See Item 5.2.8 "I/O Port Operation Test".

If you can verify following abnormalities, exchange the CPU board.

- a) OUT 90H is abnormal If the output signal at U36 (P9) is abnormal, U36 or U33 are bad.
- b) OUT A1H is abnormal If the output signal at U53 (P1) is abnormal, U33, U11, or U53 are bad.
- c) IN A0H is abnormal If the output signal at U11 (P2) is abnormal, U11 or U33 are bad.
- d) OUT B9H is abnormal If the output signal at U18 (P21) is abnormal. U18 is bad.
- e) OUT BAH is abnormal If the output signal at U18 (P31) is abnormal, U18 is bad.
- f) IN BBH is abnormal If the output signal at U18 (P37) is abnormal, U20 is bad.
- g) OUT C8H is abnormal If the output signal at U21 (P12) is abnormal, U21 is bad.
- h) IN C8H is abnormal If the output signal at U19 (P10) is abnormal, U31 is bad.
- i) OUT D8H is abnormal If the output signal at U21 (P12) is abnormal, U21 is bad.
- j) IN D8H is abnormal If the output signal at U19 (P6) is abnormal, U19 is bad.

Ý,

#### 6.3.9 Abnormal Speaker

- * See Item 5.2.9 "Speaker Operation Test".
- (1) When the speaker doesn't operate: Test using the operation program.
  - a) If the signal in figure is transmitted to U18 (P31), exchange the speaker.
  - b) If the signal in U18 (P31) stays low, exchange the CPU board.
- (2) When the speaker doesn't stop the operation:
  - a) Exchange the CPU board.

# 6.3.10 Abnormal Keyboard

* See Item 5.2.10 "Keyboard Operation Test".

– Abnormal Symptom –

Though only one key is pushed, more than two characters are displayed.


(1) The cause is chattering of keyboard, so exchange the keyboard.

Abnormal Symptom -


Nothing is displayed on the LCD.


- (1) If specific character is not displayed, the key-switch is bad. Exchange the key-switch.
- (2) If all characters are not displayed, exchange the CPU board.

# APPENDIX A OPERATIONAL MISTAKES



APX-A-1





*3: When executing cold-start, turn on the PROTECT switch of the PC-8201 and the one of the RAM cartridge. But the program is Bank #1 is cleared.

# APPENDIX B

#### **B-1 Necessary Equipment**

- (1) Solder Iron must be small (about 25 W); the tip should be thin.
- (2) Solder Use solder containing resin.
- (3) Solder Remover
- (4) IC puller
   or cutting pliers (for board)
   screwdriver (minus) (for socket)

#### B-2 ICs on Printed Circuit Board

- (1) IC removal from circuit boards
  - a) Turn the board upside down. Remove the solder from IC pin holes with solder remover.
  - b) Gently pull the IC with a puller which fits the width and the number of pins. If you do not have a puller, pull carefully; be sure not to bend the pins with the pliers.
- (2) Insertion
  - a) Insert the IC pins in their holes, turn board upside down. Use an electrically conductive mat under the PC-8201 when working on it.
  - b) Put a little solder on the iron.
  - c) Put the iron closely and heat. At once the solder melts. It is sucked in through the hole, and if it extends to the point of connecting, remove the iron.
- NOTE -

Do not allow excess spolder to pile up. The excess solder could cause electrical problems.

APX-B-1

#### B-3 ICs with Sockets

- (1) Removal from Socket
  - a) Gently pull the IC with a puller.
     If you don't have a puller, use a screwdriver between the socket and the IC by prying up and down. Be careful not to bend the IC pins.


÷.,

- (2) Insertion in socket
  - a) Gently insert the IC. If you don't have a puller, insert it after confirming that all pins have been inserted correctly.

#### B-4 Drawings of Insertion and Removal of IC

## Removal


(1) Remove solder.



(2) Remove IC (with pliers or puller).

# Installation

(1) Insert the IC pins in their holes.



(2) Melt some solder on tip of the iron.



(3) Attach some solder at the point of connection.

TITITI CITIZ FITTUTI IC 1111111111111111111111

 $\{ ,$ 

# APPENDIX C PARTS LIST

If you need to repair the PC-8201, change the unit parts. Prepare the maintenance parts shown in Table 1.


# PARTS LIST

PART NAME	NOTE	
MAIN PRINTED BOARD	WITH Ni-Cd BATTERY (Separate package)	
POWER BOARD		
LCD UNIT	COMMON TO PC-8201	(JAPAN)
KEYBOARD UNIT		
PRINTER CONNECTOR BOARD	COMMON TO PC-8201	(JAPAN)
POWER BOARD CONNECTOR CABLE	COMMON TO PC-8201	(JAPAN)
PIEZO ELECTRO BUZZER (WITH CABLE)	COMMON TO PC-8201	(JAPAN)
BATTERY CASE UNIT	COMMON TO PC-8201	(JAPAN)
MASK ROM		
SPRING OF CARTRIDGE SLOT	COMMON TO PC-8201	(JAPAN)
TOP CASE		
BOTTOM CASE	COMMON TO PC-8201	(JAPAN)
Ni-Cd BATTERY	COMMON TO PC-8201	(JAPAN)
CARTRIDGE SLOT COVER	COMMON TO PC-8201	(JAPAN)
OPTION ROM/RAM COVER	COMMON TO PC-8201	(JAPAN)
FOOT RUBBER	COMMON TO PC-8201	(JAPAN)
PART OF CARTRIDGE SLOT	COMMON TO PC-8201 (ADDITIONAL PART)	(JAPAN)
KEYBOARD SUPPORTING PART (UPPER)	COMMON TO PC-8201 (ADDITIONAL PART)	(JAPAN)
KEYBOARD SUPPORTING PART (LOWER)	COMMON TO PC-8201 (ADDITIONAL PART)	(JAPAN)
REAR SIDE CAP	COMMON TO PC-8201 (ADDITIONAL PART)	(JAPAN)
SCREW KIT (6 items)	COMMON TO PC-8201 (ADDITIONAL PART)	(JAPAN)
KEY SWITCH (TACT)	COMMON TO PC-8201	(JAPAN)
KEY SWITCH (CURSOR)	COMMON TO PC-8201	(JAPAN)
KEY SWITCH (PUSH)	COMMON TO PC-8201	(JAPAN)
KEY SWITCH (LOCK)	COMMON TO PC-8201	(JAPAN)
KEY TOP KIT (60 items)	_	


# APPENDIX D CIRCUIT DIAGRAM

PC-8201 Circuit

- 1. PC-8201 CPU Circuit
- 2. PC-8201 RAM Circuit
- 3. PC-8201 ROM Circuit
- 4. PC-8201 CMT Circuit
- 5. PC-8201 8155 Circuit
- 6. PC-8501 6402 Circuit
- 7. PC-8201 Keyboard Circuit
- 8. PC-8201 Connector Circuit
- 9. PC-8201 Power Source Unit Circuit




ż




ż


PC-8200 RAM

APX_D_5/(APX_D_6 blank)






PC-8200 CMT



ř


.

A DAY IN THE RIVE IN A STUDIED AND







PC-8200 6402



ÿ



4-2-



ï

#### PC-8200 POWER SUPPLY

# APPENDIX E LSI DATA SHEET

### MSM80C85A AS/RS

#### Single Chip 8-Bit CMOS Microprocessor


#### General

The MSM80C85A is an 8-bit, 1-chip parallel processing CPU employing silicon-gate CMOS technology. The MSM80C85A, compatible with the MSM8085A, has almost the same processing capabilities and low power dissipation as compared with the MSM8085A; promising high-performance system configuration.

## Features

- High speed and low-power dissipation enabled by use of silicon-gate CMOS technologies
- Single power supply of 3 V to 6 V
- Compatibility with MSM8085A
- Instruction cycle:  $1.3 \,\mu s$  on Vcc = 5 V
- Built-in clock oscillator
- For vectored interrupts (One nonmaskable)
- Built-in serial input/output ports (One input, one output)
- Direct addressing of 64K Byte storage
- Compatible with Intel 8085A

# **Circuit Configuration**




(These specifications are subject to change without notice.)

.

### **Pin Connections**

(Top View) 40 Lead Plastic DIP



 $\langle i \rangle$ 

.

# Description of Pins Functions

Pin symbol	Name	Input/ Output	Functions
A8 ~ A15	Address buses	Output	Upper eight bits of storage address or eight bits of I/O address; placed in high-impedance state at HOLD and HALT modes.
AD0 ~ AD7	Bilateral address & data buses	Input/ Output	Lower eight bits of storage address or I/O address appear on these buses at the first clock cycle. They serve as data buses during the second and third clock cycles. Placed into high- impedance state at HOLD and HALT modes.
ALE	Address latch enabling output	Output	Generated during the first clock cycle: used by peripherals to latch address. Trailing edge permits setup time and hold time required to latch address data. ALE signal may also be used to strobe status data.
S0, S1	Status output	Output	Bus status S1 S0 HALT 0 0 WRITE 0 1 READ 1 0 FETCH 1 1
RD	Read Data	Output	S1 code can be used as early indicution of R/W status. Used to select storage or I/O address for read or to show that data bus should be used in data transfer. Placed in high-impedance state at HOLD and HALT modes.
WR	Write data	Output	Enable data on data bus to be written into selected storage or I/O address. Data is written at trailing edge of WR. Placed in high-impedance state at HOLD and HALT modes.
RST 5.5 RST6.5 RST7.5	Restart interrupt request (input)	Input	These three input signals have the same timing as INTR signal except that they are capable of internal and automatic insertion of the RESTART signal. RST7.5 has highest priority and RST5.5 the lowest. This group of interrupt signals have priority over INTR.
TRAP	Trap interrupt input	Input	Trap interrupt is a restart interrupt signal that cannot be masked, and can be accepted at the same timing as INTR. The trap interrupt input signal has highest priority and is not masked or enabled.
RESET IN	Reset input	Input	This reset signal, at least three clock pulses of which should be input, resets program counter at 0 and resets interrupt enable and HLDA. Not affected by flags or any register except the instruction register. RESET IN continues to be asserted as long as it is low.
RESET OUT	Reset output	Output	RESET OUT can be used to reset system, indicating that the CPU is being reset. RESET OUT must be synchronized with processor clock signal.

ξ.,

Pin symbol	Name	Input/ Output	Functions
X1, X2	Clock inputs	Input	These two pins serve to connect external crystal oscillator for the purpose of generating clock signals internally. Pin X1 can also receive externally generated clock signals.
CLK	Clock output	Output	This clock signal, used as clock output, is generated by crystal oscillator connected externally to CPU.
IO/M	Data transfer control output	Output	Indicates whether data transfer is to memory or I/O unit. Put into high-impedance state at HOLD and HALT modes.
READY	Ready signal	Input	Indicates that storage or peripheral is ready for data transfer when READY is high. When READY is low. CPU will not complete data transfer cycle until READY become high again. READY should be given sufficient set-up time and hold time.
HOLD	Hold request signal	Input	At HOLD, CPU relinquishes bus control immediately upon completion of the current machine cycle. CPU resumes bus control after released from HOLD. CPU places address bus, data bus, $\overline{RD}$ , $\overline{WR}$ , and $10/\overline{M}$ in high-impedance state upon acknowledging HOLD.
HLDA	Hold response signal	Output	Acknowledges HOLD request; indicates that CPU will relinquish bus control at the next clock cycle. Upon completion of HOLD, HLDA goes low. At the half clock cycle following the disasserted HLDA, CPU resumes bus control.
INTR	Interrupt request signal	Input	Used as general-purpose interrupt request. INTR executes sampling only at the last clock cycle of instruction. When interrupt is received. INTR stops the program counter and asserts INTA. RESTART or CALL signal can be inserted to m make an interruption in this cycle so as to make a jump to service rutines. Interrupt request is inhibited by receivt of RESET or interrupt. INTR is software maskable.
ĪNTĀ	Interrupt reception control signal	Output	Used instead of $\overline{RD}$ at the same time as $\overline{RD}$ signal in instruction cycle after INTR received.
SID	Serial data	Input	Serial data input pin. Data on this line is stored in accumulator bit 7 when RIM instruction executed.
SOD	Serial data output	Output	Serial data output pin. Data is output using SIM instruction.

### Functions

• Outline

The MSM80C85A uses a multiplexed data and address bus. The upper eight bits of an address are output to the address bus and the lower eight bits to the address/data bus. The lower eight-bit addresses can be output only in the first state in each machine cycle. They must be held in an external latch by simultaneously using ALE. The address/data bus serves as a bilateral data bus the same way as in the MSM8080A.

Data is transferred on the bilateral data bus. The CPU outputs  $\overline{RD}$ ,  $\overline{WR}$ , and  $IO/\overline{M}$  signals for bus control signal and  $\overline{INTA}$  for interrupt reception. The CPU receives HOLD, READY, and interrupt signals synchronized with the clock.

For serial transmission of data, serial-data input SID and serial-data output SOD, are available. Three maskable restart interrupts and one unmaskable TRAP interrupt are available in addition to those of the MSM8080A.

Status data

Status data is a signal that indicates the bus cycle status. This signal is output from pins S0 or S1 and held until completion of the cycle. In contrast to the MSM80C85A, status data in the MSM8080A are output from data bus at the start of each machine cycle. Bus status are given as follows:

	S1	S0
HALT	0	0
WRITE	0	1
READ	1	0
FETCH	1	1

• Interrupts and serial I/O

The MSM80C85A is provided with five interrupt input lines: INTR, RST5.5, RST6.5, RST7.5, and TRAP. INTR functions the same as the MSM8080A INT. RST input lines 5.5, 6.5, and 7.5 are all maskable restart interrupts. TRAP is an unmaskable restart interrupt. Restart interrupt priority is determined in terms of the restart address, how to sense interrupt, and internal priority. TRAP has highest priority, followed by RST7.5, RST6.5, RST5.5 and INTR.

Note that this preferential order is not taken into account for routines already running even if higher-preference interruption is made to them. If RST5.5 is asserted during an RST7.5 routine, execution of RST7.5 is suspended. RST6.5. RST5.5. and INT should all be asserted until their interrupt requests are acknowledged. While RST7.5 may be input in the form of pulse because its request is detected at its leading edge to be set. A request thus set is held until it is satisfied or SIM or RESET instructions release the request state. An RST7.5 request can be set even if masked; interruption is inhibited.

TRAP is detected at its leading edge and should be asserted until the request is accepted. Before TRAP can be accepted a second time, it must first be disasserted,

then reasserted. Serial I/O is controlled by the RIM and SIM instruction. SID is read in by the RIM instruction and the SIM instruction sets SOD data.

Name	Restart address (hex)	Where sensed
TRAP	2416	Level and edge
<b>RST7.5</b>	3C ₁₆	Edge
RST6.5	3416	Level
RST5.5	$2C_{16}$	Level

· Basic timing

The MSM80C85A uses a multiplexed data and address bus. ALE is used to latch the lower eight bits of the address on the data bus. Figure 1 shows three basic cycles of the instruction fetch cycle, the storage content read cycle, and the I/O write-in cycle. At the I/O read and write cycles, the upper and lower eight bits of the address become equal. If slower storage or I/O is used in the MSM80C85A, TWAIT status can be inserted using the READY signal, the same as with the MSM8080A.





Figure 1 Basic Timing Chart for Instructions


• Driving circuits for inputs X1 and X2 Inputs X1 and X2 of the MSM80C85A can be driven either by a crystal oscillator or external clock pulse.

Recommended circuits for oscillation



C1 = C2 = 50 pF when input frequency is 4 to 6 MHz.

C1 = C2 = 100 pF when input frequency is 1 to 4 MHz.



Input frequency is 1 to 6 MHz (external clock pulse)

 $\langle \cdot \rangle$ 

APX-E-7

#### List of Machine Instructions

Item					Instruc	tion	cod	8			Re-			
Classifi- cation	instru symb		D7	De	D5 D4 D3	D2	D1	D0	Hexa- decimi representation	n.	quired number of states	Num- ber of bytes	Num- ber of cycle	Functions
	MOV MOV MOV MV1	r1, r2 M, r r, M r, n		1 1 1 0	D D D 1 1 0 D D D D D D	S 1	S 1 1	S 0			4 7 7 7	1 1 1 2	1 2 2 2	(r1) (:2) (M) (:) where $M = (H) (L)$ (r) (M) where $M = (H) (L)$ (r) n
	MVI	М, п	0	0	< B2 > 1 1 0 < B2 >	1	1	0	3	6	10	2	3	(M) $\rightarrow$ n where M = (H) (L)
	LXI	B, m	0	0	0 0 0 < B2 > < B3 >	0	0	1	0	1	10	3	3	(C) $ < B2 >$ (B) $ < B3 >$ where $m = < B3 > < B2 >$
	LXI	D, m	0	0	0 1 0 < B2 >	0	0	1	ı	1	10	3	3	(E) $ < B2 >$ (D) $ < B3 >$ where $m = < B3 > < B2$
	LXI	Н, т	0	0	< B3 > 1 0 0 < B2 >	0	0	1	2	1	10	3	3	(L) < B2> (H) < B3> where m = < B3> <b22< td=""></b22<>
uctions	LXI	SP, m	0	0	<pre>&lt; B3 &gt; 1 1 0 &lt; B2 &gt; &lt; B3 &gt;</pre>	0	0	1	3	1	10	3	3	(SP) — m
instr	SPHL	-	1	1	1 1 1	0	0	1	F	9	6	1	1	(SP) (H) (L)
Data transfer instructions	STAX STAX	8 D	0	0 0	0 0 0 0 1 0	0 0	1 1		0 1	2 2	777	1	2 2	( (B) (C) )(A) ( (B) (C) )(A)
Data t	LDAX LDAX	B D	0	0 0	0 0 1 0 1 1	0	1 1	0	0	A A	7 7	1	2 2	$\begin{array}{c} (A) \longrightarrow ( (B) (C) ) \\ (A) \longrightarrow ( (D) (E) ) \end{array}$
	STA	m	0	0	1 1 0 < B2 > < B3 >	0	1	0	3	2	13	3	4	(m) — (A)
	LDA	m	0	0	1 1 1 < B2 > < B3 >	0	1	0	3	A	13	3	4	(A) (m)
	SHLD	m	0	0	1 0 0 < B2 > < B3 >	0	1	0	2	2	16	3	5	(m) — (L) (m + 1) — (II)
	LHLD	m	D	0	1 0 1 < B2 > < B3 >	0	1	0	2	A	16	3	5	(L) (m) (li) (m + 1)
	XCHG		1	1	101	0	1	1	E	В	4	1	1	(II) (L) (D) (E)
	XTHL	_	1	1	100	0	1	1	E	3	16	1	5	(H) (L) ( (SP) + 1) ( ( SP) )
	ADD ADD ADI	r M n	1	0 0 1	0 0 0 0 0 0 0 0 0 < B2 >	1	S 1 1	0	8 C	6 6	4 7 7	1 1 2	1 2 2	(A) $\longrightarrow$ (A) + (r) (A) $\rightarrow$ (A) + (M) where $M = (H)$ (L) (A) $\rightarrow$ (A) + ::
slean tions	ADC ADC ACI	I M n	1	0 0 1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1	S 1 1	0	8 C	E E	4 7 7	1 1 2	1 2 2	$ \begin{array}{ccc} (A) & & (A) + (1) + (CY2) & \text{where} \\ (A) & & (A) + (M) + (CY2) & M = (H) (L) \\ (A) & & (A) + n + (CY2) \end{array} $
ubtraction/Boolean parison instructions	DAD DAD DAD DAD	ม D H SP	0		0 0 1 0 1 1 1 0 1 1 1 1	0 0 0 0	0	1 1	0 [ 2 3	9 9 9 9	10 10 10 10	1 1 1	3 3 3 3	$\begin{array}{c} (H) (L) & \longrightarrow (H) (L) * (B) (C) \\ (H) (L) & \longrightarrow (H) (L) * (D) (E) \\ (H) (L) & \longrightarrow (H) (L) * (D) (E) \\ (H) (L) & \longrightarrow (H) (L) * (H) (L) \\ (H) (L) & \longrightarrow (H) (L) * (SP) \end{array}$
Addition and subtraction/Boolcan operation/comparison instructions	SUB SUB SUI	r M D	1	0 0 1	0 1 0 0 1 0 0 1 0 < B2 >	1	1	0	9 D	6 6	4 7 7	1 1 2	1 2 2	$(A) \rightarrow (A) - (:)$ $(A) \rightarrow (A) - (M)$ where $M = (H) (L)$ $(A) \rightarrow (A) - n$
Add	SBB SBB SB1	r M n	1	0 0 1	0 1 1 0 1 1 0 1 i < B2 >	1		S 0 0	9 D	E E	4 7 7	1 1 2	1 2 2	$ \begin{array}{cccc} (A) & & (A) - (c) - (CY2) & \text{where} \\ (A) & & (A) - (M) - (CY2) & M = (H) & (L) \\ (A) & & (A) - n - (CY2) \\ \end{array} $
	ANA ANA ANI	: M n	1	0 0 1	1 0 0 1 0 0 1 0 0 < B2 >	1	1	S 0 0	AE	6 6	+ 7 7	1 1 2	1 2 2	$ \begin{array}{ccc} (A) & \longrightarrow & (A) \land & (;) \\ (A) & \longrightarrow & (A) \land & (M) \\ (A) & \longrightarrow & (A) \land & n \end{array}  $ where $M = (H) (L)$

े

1

Item				instru	ction code		Re		<u> </u>	
Classifi- cation	instruct symbol	lion	D7 D6	D5 D4 D3	D2 D1 D0	Haxa- decimal represen- tation	quired number of states	Num- ber of bytes	Num- ber of cycle	Functions
ion aparison		: M n	1 0 1 0 1 1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	SSS 110 110	A E E E	4 7 7	1 1 2	I 2 2	(A) $\longrightarrow$ (A) $\nabla$ (f) (A) $\longrightarrow$ (A) $\nabla$ (M) where $M =$ (H) (L) (A) $\longrightarrow$ (A) $\nabla$ n
Addition and subtraction Bedlean operation/comparison instruction		r M D	1 0 1 0 1 1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	S S S 1 1 0 1 1 0	в 6 Г 6	4 7 7	1 1 2	1 2 2	$ \begin{array}{c} (A) & (A) \lor (r) \\ (A) & (A) \lor (M)  \text{where}  M = (H) (L) \\ (A) & (A) \lor n \end{array} $
Addition Boolean c instructio		n	1 0 1 0 1 1	1 1 1 1 1 1 1 1 1 < B2 >	S S S 1 1 0 1 1 0	B E F E	4 7 7	1 1 2		(A) ~ (:) Two numbers (A) - (M) are compared $M = (H) (L)$ (A) - n to each other, assuming that
2		M	D 0 0 0	D D D 1 1 0	1 0 0 1 0 0	3 4	÷ 10	1	1 3	$(r) \rightarrow (r) + 1$ (M) $\rightarrow (M) + 1$ where M = (II) (L)
asing av atent		t M	00	D D D 1 1 0	1 0 1 1 0 1	3 5	4 10	1	1 3	(r) $-(c) - 1$ (M) $-(M) - 1$ where $M = (H) (L)$
Instructions for increasing and decreasing register content	INX INX	B D H SP	0 0 0 0 0 0 0 0	0 0 0 0 1 0 1 0 0 1 1 0	0 1 1 0 1 1 0 1 1 0 1 1 0 1 1	0 3 1 3 2 3 3 3	5 6 5	1 1 1		$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Instructio	DCX DCX	B D H SP	0 0 0 0 0 0 0 0	0 0 1 0 1 1 1 0 1 1 1 1	0 1 1 0 1 1 0 1 1 0 1 1	0 B 1 B 2 B 3 B	6 6 6	1 1 1 1		$\begin{array}{cccccccccccccccccccccccccccccccccccc$
ion	RLC		0 0	0 0 0	1 1 1	0 7	+	3	1	Left CY2 A7 A6 A1 A0
Accumulation rotation shift instruction	RRC		0 0	0 0 1	1 1 1	0 F	4	1	1	Right CY2 A7 A6 A1 A0
umulut i instr	RAL		0 0	0 1 0	1 1 1	1 7	4	1	1	Left CY2 A7 A6 A1 A0
Auc shif	RAR		0 0	0 1 1	1 1 1	1 F	4	1	1	Right CY2 A7 A6 A1 A1
Accumulator correction	СМА		0 0	101	1 1 1	2 F	4	1	1	A (Ā)
instructions	DAA		00	100	1 1 1	2 7	4	1	1	Binary-coded decimal adjust of binary sum in accumulator
Carry setting instruction	STC		0 0	1 1 0	1 1 1	3 7	4	1	1	(CY2) 1
	CMC JMP	m	00	<u> </u>		3 F C 3	10	1	1	(CY2) (CY2)
				< B2 > < B3 >						(PC) — m
	PCHL JC			0 1 1	001	E 9 D A	6	1	3/2	(PC) (H) (L)
			1 1	<pre>&lt; B2 &gt; &lt; B3 &gt; 0 1 0</pre>	0 1 0	D 2	10/7	3	3/2	(CY2) = 1
		m		< B2 > < B3 >						(CY2) = 0   If condition true, (PC) m
retion	JZ	m	1 1	0 0 1 < B2 > < B3 >	010		10/7	3	3/2	(Z) = 1
Jump instruction	JNZ	m	11		010	C 2	10/7	3	3/2	(Z) = 0
լուսն	qL	m	1 1		010	F 2	10/7	3	3/2	(S) = 0 If condition false, (PC) (PC) + 3
	JМ	m	1 1	l 1 1 < B2 >	010	FA	10/7	3	3/2	(S) = 1
	<b>IPE</b>	m	1 1	< B2 >	010	EA	10/7	3	3/2	(P) = 1
	JPO	m	1 1	< B3 > 1 0 0 < B2 > < B3 >	010	E 2	10/7	3	3/2	(P) = 0

### List of Machine Instructions (Cont)

APX-E-9

List	of	Machine	Instructions	(Cont)
	÷.			

Item				_	Instru	ction	cod	•		_	Re- quired	Num-	Num	
Classifi- cation	instr symt	uction col	70	Dß	D5 D4 D3	Dz	D1	DO	Hexa- decim repres tation	ud 1611-	number of states	ber of bytes	ber of cycle	Functions
	CALL	m	1	1	0 0 1 < B2 > < B3 >	1	0	1	c	D	18	3	5	((SP) - 1) ((SP) - 2) - (PC) + 3, (PC) - m (SP) - (SP) - 2
[	RST	5	1	1	A A A	1	1	1			12	1	3	$(SP) - 1)((SP) - 2) \longrightarrow (PC) + 1, (PC) \longrightarrow n \times 8,$ $(SP) \longrightarrow (SP) - 2 \text{ where } 0 \le n \le 7$
	cc	m	1	ı	0 i 1 < B2 >	1	0	0	D	С	18/9	3	5/2	(CY2) = 1
stion	CNC	m	1	1	< B3 > 0 1 0 < B2 >	1	0	Û	D	4	18/9	3	5/2	(CY2) = 0 If condition true,
l instruc	C2	m	1	ı	< B3 > 0 0 1 < B2 >	1	0	0	c	с	18/9	3	5/2	(Z) = 1 ((SP) - 1)((SP) - 2) - (PC) - 3
Subtoutine call instruction	CNZ	m	1	1	< B3 > 0 0 0 < B2 >	1	0	0	с	4	18/9	3	5/2	(Z) = 0 (PC) $m$ (SP) $$ (SP) $-2$
Subro	CP	m	1	1	< B3 > 1 1 0 < B2 >	1	0	Û	F	4	18/9	3	\$/2	(5) = 0
	СМ	m	1	1	< B3 > 1 1 1 < B2 >	1	0	0	F	c	18/9	3	5/1 <u>.</u>	(S) = 1 If condition false,
	CPE	m	1	1	< B3 > 1 0 1 < B2 >	1	0	0	E	с	18/9	3	5/2	(P) = ( (PC) (PC) + 3
	CPO	m	1	1	< B3 > 1 0 0 < B2 >	1	0	0	E	4	18/9	3	5/2	(P) = 0
	RET		+	Т	<u>&lt; B3 &gt;</u> 0 1 1	- 0	0	-1-	c-	9	10	1	3	(PC) ( (SP) + 1) ( (SP) ), (SP) (SP) + 2
Return Instruction	RC RNC RZ RNZ RP RM RPE RPO			1 1 1 1 1	0 1 1 0 1 0 0 0 1 1 0 1 1 0 1 1 1 1 0 1 1 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0	D C C F F E E	8 0 8 0 8 8 0	12/6 12/6 12/6 12/6 12/6 12/6 12/6 12/6		3/1 3/1 3/1 3/1 3/1 3/1 3/1 3/1 3/1	$ \begin{array}{c} (CY2) = 1 \\ (CY2) = 0 \\ (2) = 1 \\ (2) = 0 \\ (5) = 0 \\ (5) = 1 \\ (P) = 1 \\ (P) = 0 \end{array} \end{array} \left  \begin{array}{c} \text{If condition true,} \\ (PC) & \longrightarrow ((SP) + 1) ((SP)) \\ (SP) & \longrightarrow ((SP) + 2) \\ (SP) & \longrightarrow (SP) + 2 \\ (SP) & \longrightarrow (SP) + 2 \\ (F) & = 0 \\ (FC) & \longrightarrow (PC) + 1 \\ (FC) & \longrightarrow (PC) + 1$
uo	IN	п	1	ı	0 1 1	0	1	1	D	в	10	2	3	(A) (Input buffer) (Input unit
Input/ output control instructi	OUT	a 	1	1	< B2 > 0 1 0 < B2 >	0	1	ı	D	3	10	2	3	with device no. n) (Output unit with (A) device no. n)
Interrupt control instruction	EI Di			1 1	i 1 1 1 1 0		1		F	B 3	4	1 1	1	(INTE) 1 (INTE) 0
	PUSH	PSW	1	ī	1 1 0	1	0	1	F	5	12	1	3	((SP) - 1) - (A), ((SP) - 2) - (F) (SP) - (SP) - 2
-	PUSH	B	1	I	0 0 0	1	0	1	c	5	12	1	3	((SP) - 1) - (B), ((SP) - 2) - (C) (SP) - (SP) - 2
action	PUSH	D	1	1	010	1	0	1	D	5	12	1	3	$((SP) - 1) \rightarrow (D), ((SP) - 2) \rightarrow (E)$
Stack operation instruction	PUSH	H	1	1	100	I	0	ł	E	5	12	1	3	(SP) (SP) - 2((SP) - 1) (H), ((SP) - 2) (L)(SP) (SP) - 2
erate .	POP	PSW	1	1	1 1 0	0	0	1	F	1	10	;	3	(F) ((SP)), (A) ((SP + 1) (SP) (SP) + 2
to to	POP	B	1	I	000	0	0	I	c	ı	10	1	3	$(C) \longrightarrow ((SP)_{+}, (B) \longrightarrow ((SP)_{+}1)$ $(SP) \longrightarrow (SP)_{+}2$
ris .	POP	D	1	1	010	0	0	1	D	1	10	1	3	(E) $$ ((SP)), (D) $$ ((SP) $+$ 1)
	POP	н	1	1	100	0	0	1	E	۱	10	1	3	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Other	HLT NOP			) 1	1 1 0			0	7	6	5	1	1	HALT status (PC) — (PC) • 1
	RIM			) ()	100	_		0	2	0	4	1	1	Reads into accumulator all of the RST interrupt
New In- structions for 8085	SIM			) 0	I 1 0	G	• 0	0	3	0	4	1	1	mask, pending RST interrupt request, and serial input data at SID pin. Masks corresponding RST interrupt with accumulator value (bit pattern). Enables serial output so as to load output bits into SOD latch.

.

Symbol		Contents									
r	Represents register										
m	2-byte data										
n	l-byte data	l-byte data									
<b2></b2>	2nd byte of instruction	2nd byte of instruction									
<b3></b3>	3rd byte of instruction	3rd byte of instruction									
AAA	Binary equivalent of n in RST instructions										
F	Eight-bit data including flags such as S, Z, P, CY1 and CY2. These flags are configured in the order of S, Z, X, CY1, X, P, X and CY2; where X shows undetermined flag.										
PC	Program counter										
SP	Stack pointer	Stack pointer									
	Sequential order determined by register or storage contents.	Register or storage	SSS or DDD								
SSS or DDD	Table shown below lists order values for SSS or DDD, where M = (H) (L)	B C D E H L M A	$\begin{array}{ccccccc} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 0 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \end{array}$								
	Indicates direction of data trasfer										
( )	Indicates contents of register, storage, etc.										
V	Logical sum										
¥	Exclusive logical sum										
^	Logical product										
-	Negate										

Note: The number of states and cycles shown above also show satisfied and unsatisfied conditions.

 $\sim$ 

# **Electrical Characteristics**

• Absolute maximum ratings

Parameter	Symbol	Conditions	Ratings	Unit	
Supply voltage	Vcc	Reference to GND	$-0.5 \sim +7$	v	
Input voltage	VIN		$-0.5 \sim Vcc + 0.5$	v	
Output voltage	Vout		-0.5 ~ Vcc +0.5	v	
Storage temperature	Tstg	$Ta = 25^{\circ}C$	-55~+150	°C	
Allowable power dissipation	PD	Ta = 25°C	1.0	W	

• Operating range

Parameter	Symbol	Conditions	Unit
Supply voltage	Vcc	3~6	v
Operating temperature	Тор	-40~+85	°C

• Recommended operating conditions

Parameter	Symbol	MIN	ТҮР	MAX	Unit
Supply voltage	Vcc	4.5	5	5.5	v
Operating temperature	Тор	-40	+25	+85	°C
Low input voltage level	VIL	-0.3		+0.8	v
High input voltage level	VIH	2.2		Vcc +0.3	v

• Static electrical characteristics

Parameter	Symbol	Measurer	nent conditions	MIN	ТҮР	MAX	Unit
Low output voltage level	VOL	IOL = 2 mA	Vcc = 4.5 V ~ 5.5 V Ta = -40 °C ~+85 °C			0.45	v
High output	VOH	$10H = -400\mu A$		2.4			v
voltage level		$10H = -40\mu A$		4.2			v
Input leakage current	ILI	0≤VIN≤Vcc		-10		10	μA
Output leakage current	LO	0≤Vout≤Vcc		-10		10	μA
Supply current	lcc	Tcyc = $320 \text{ ns}$ CL = $0$			11	22	mA
		Reset signal applied	$V_{cc} = 4.75 V \sim 5.25 V$ Ta = 0 °C ~ +85 °C		11	17	mA

# • Switching characteristics

# $(Ta = -40^{\circ}C \sim 85^{\circ}C, Vcc = 4.5 V \sim 5.5 V)$

Parameter	Symbol	Measurement conditions	MIN	МАХ	Unit
Clock period	tCYC		320	2000	ns
Low-level time lapse for clock	tı	t _{CYC} = 320 ns	80		ns
High-level time lapse for clock	t2	CL = 150 pF	120		ns
Clock rise or fall time	t _r , t _f			30	ns
Delay time from leading edge of X1 to that of CLK	^t XKR		30	120	ns
Delay time from leading edge of X1 to trailing edge of CLK	^t XKF		30	150	ns
Delay time (1) from A8-15 valid to trailing edge of ALE	t _{AC}		270		ns
Delay time from A0–7 valid to trailing edge of control signal	^t ACL		240		ns
Time from A0-15 valid to data input	^t AD			575	ns
Time from trailing edge of $\overline{RD}$ (INTA) from address floating state	tAFR			0	ns
Delay time (1) from A8–15 valid to trailing edge of ALE	tAL		115		ns
Delay time from A0–7 valid to trailing edge of ALE	tALL		90		ns
Time from address valid to READY status	tARY			220	ns
Time for which address is deter- mined after leading edge of control signal	^t CA		120		ns
Control signal pulse width	tCC		400		ns
Delay time from leading edge of control signal to that of ALE	^t CL		40		ns
Data set-up time for leading edge of WR	tDW		420		ns
Delay time from trailing edge of HLDA to activated state	tHABE			210	ns
Delay time from leading edge of HLDA to bus floating state	ЧНАВF			210	ns
Time from HLDA valid to leading edge of CLK	ЧНАСК		110		ns

Parameter	Symbol	Measurement conditions	MIN	МАХ	Unit
Hold time of HOLD for trailing edge of CLK	tHDH	$t_{CYC} = 320 \text{ ns}$ CL = 150 pF	0		ns
Set-up time of HOLD for trailing edge of CLK	<b>t</b> HDS		170		ns
Hold time of INTR for trailing edge of CLK	^{UNH}		0		ns
Set-up time of INTR for trailing edge of CLK	tINS		160		ns
Time for which address is valid after trailing edge of ALE	tLA		100		ns
Delay time from trailing edge of ALE to trailing edge of control signal	¹ LC		130	· · ·	ns
Time from trailing edge of ALE to that of CLK	^t LCK		100		ns
Time from trailing edge of ALE to valid data at read	[†] LDR			460	ns
Time from trailing edge of ALE to valid data at write	^t LDW			200	ns
ALE signal pulse width	tLL		140		ns
Time for setting READY against trailing edge of ALE	^t LRY			110	ns
Delay time from leading edge of $\overline{RD}$ to determination of next address	^t RAE		150		ns
Time from trailing edge of $\overline{RD}$ (INTR) to valid data	^t RD			300	ns
Time from leading edge of control signal to trailing edge of control signal	IRV		400		ns
Data hold time for leading edge of $\overline{RD}$ (INTA)	tRDH		0		ns
Hold time of READY for leading edge of CLK	^t RYH		0		ns
Set-up time of READY for leading edge of CLK	^t RYS		110		ns
Time for valid data after leading edge of $\overline{WR}$	tWD		100		ns

 $\langle i \rangle$ 


Parameter	Symbol	Measurement conditions	MIN	ΜΑΧ	Unit
Delay time from trailing edge of $\overline{WR}$ to data validity	tWDL	$t_{CYC} = 320 \text{ ns}$		40	ns
		CL = 150 pF		l	

Notes: 1. The specifications for A8 through A15 apply to  $IO/\overline{M}$ , S0, and S1 except that T4 through T6 are undefined.


2. Timings are all measured on condition that  $V_{OL} = 0.8 V$ ,  $V_{OH} = 2.2 V$ , and input reference voltage is 1.5 V.

## **Timing Charts**

· Clock waveform





• Read cycle




Note: READY must stay unchanged throughout set-up and hold times.

• Write cycle






• Hold cycle



• Interrupt and hold cycle



*: During this time lapse, IO/M is floating.

#### MSM81C55RS/GS

#### 2048-Bit CMOS Static RAM with I/O Ports and Timer

#### General

The MSM81C55RS is a static RAM in combination with I/O ports and timer, for use with microprocessors. The MSM81C55RS is made from silicon-gate CMOS technology. It features very low power dissipation of up to  $100 \ \mu$ A as standby current when not selected.

The MSM81C55 has 2K-bit of static RAM, configured as  $256 \times 8$  bits. The MSM81C55RS has an access time of 400 ns at maximum so that it can be used also in the 80C85A system without wait states.


The MSM81C55RS has three general purpose I/O ports: two 8-bit ports and one 6-bit port, respectively, ports A, B, and C. Port C is used to enable and set the modes for the other two ports.

MSM81C55RS also has a 14-bit built-in programmable counter/timer which can be used to generate square pulses for timers or count pulses.

### Features

- High-speed operation and low power dissipation
- RAM configuration of 256 x 8-bit bytes
- Single power supply of 3 V to 6 V
- Completely static operation
- · Built-in address latch circuitry
- 8-bit programmable I/O ports (ports A and B)
- 6-bit programmable I/O port (port C)
- 14-bit programmable binary counter/timer
- Multiplexed address/data buses
- 40-pin DIP (MSM81C55RS)
- 44-pin flat package (MSM81C55GS)
- Compatible with Intel 8155

# **Circuit Configuration**



 $\mathbb{C}^{2}$ 


(These specifications are subject to change without notice.)

# **Pin Connections**

-	 	
PC3		40 Vcc
PC4 2		39 PC2
TIMER IN		38 PC1
RESET 🛓		37 PC0
PC5		36 PB7
TIMER OUT		35 PB6
10/M		34 PB5
CE 8		33 PB4
RD		32 PB3
WR 10		31 PB2
ALE		30 PB1
AD0 12		29 PB0
AD1[13		28 PA7
AD2		27 PA6
AD315		26 PA5
AD4 16		25 PA4
AD5 17		24 PA3
AD6 👎		23 PA2
AD7 19		22 PA1
GND	 	21 PA0

MSM81C55RS (Top View) 40 Lead Plastic DIP

MSM81C55GS (Top View) 44 Lead Plastic Flat Package



*: Model names on products may be abbreviated.

**Electrical Characteristics** 

• Absolute maximum ratings

Parameter	Symbol Conditi		Ratings			
			MSM81C55RS	MSM81C55GS	Unit	
Supply voltage	Vcc	$-0.5 \sim +7$		,	v	
Input voltage	VIN	GND	$-0.5 \sim V_{c}$	v		
Output voltage	Vout	1	$-0.5 \sim V_{0}$	v		
Storage temperature	Tstg	Ta = 25 °C	-55~+150		°C	
Allowable power dissipation	PD	$Ta = 25^{\circ}C$	1.0	0.7	W	

• Operating range

Parameter	Symbol	Ratings	Unit
Supply voltage	Vcc	3~6	v
Operating temperature	Тор	-40~+85	°C

÷.

• Recommended operating conditions

Parameter	Symbol	MIN	ТҮР	MAX	Unit
Supply voltage	Vcc	4.5	5	5.5	v
Operating temperature	Тор	-40	+25	+85	°C
Low input voltage level	VIL	-0.3		+0.8	v
High input voltage level	Vih	2.2		Vcc +0.3	v

• Static electrical characteristics

.

Parameter	Symbol			MIN	TYP	MAX	Unit
Low output voltage level	Vol	IOL = 2 mA	$V_{cc} = 4.5 V \sim 5.5 V$ Ta = -40°C ~ +85°C	_	-	0.45	v
High output	Voн	IOH = $-400\mu$ A		2.4	_	-	v
voltage level		IOH = $-40\mu A$	•	4.2	-	-	v
Input leakage current	ILI	0≤VIN≤Vcc		-10	-	10	μA
Output leakage current	ILO	0≤VOUT≤Vcc		-10		10	μA
Standby supply current	Iccs	$\begin{array}{c} CE \geq Vcc - 0.2 \ V\\ VIH \geq Vcc - 0.2 \ V\\ VIL \leq 0.2 \ V \end{array}$		-	0.1	100	μA
Average operating supply current	Icc	Storage cycle time: 1 µs			-	5	mA

## • Switching characteristics

-

## $(V_{cc} = 4.5 V \sim 5.5V, T_a = -40 \sim +85^{\circ}C)$

Parameter	Symbol	MIN	MAX	Unit	Remarks
Address-to-Latch Set Time	^t AL	50	,	ns	C _L = 150 pF
Latch-to-Address Hold Time	^t LA	30		пѕ	
Latch-to-Read (Write) Delay Time	tLC	100		ns	
Read-to-Output Delay Time	^t RD		170	ns	
Address-to-Output Delay Time	t _{AD}		400	ns	-
Latch Width	t _{LL}	100		ns	
Read-to-Data Bus Float Time	t _{RDF}	0	100	ns	1
Read (Write)-to-Latch Delay Time	^L CL	20		ns	
Read (Write) Width	tcc	250		ns	
Data-to-Write-set Time	tDW	150		ns	
Write-to-Data-in Hold Time	twp	0		ns	
Recovery Time	t _{RV}	300		ns	
Write-to-Port Output Delay Time	twp		400	ns	1
Port Input-to-Read Set Time	tPR	70		ns	-
Read-to-Port Input Hold Time	t _{RP}	50		ns	-
Storbe-to-Buffer Full Delay Time	tSBF		400	ns	
Strobe Width	tss	200		ns	
Read-to-Buffer Empty Delay Time	trbe		<b>40</b> 0	пѕ	]
Strobe-to-Interrupt ON Delay Time	tsi		400	ns	
Read-to-Interrupt OFF Delay Time	trdi		400	ns	
Port Input-to-Strobe Set Time	tpss	50		ns	
Strobe-to-Port Input Hold Time	t _{PHS}	120		ns	7
Strobe-to-Buffer Empty Delay Time	^t SBE		400	ns	
Write-to-Buffer Full Delay Time	t _{WBF}		400	ns	
Write-to-Interrrpt OFF Delay Time	t _{WI}		400	ns	]
Timer Output Delay Time (Low Level)	t _{TL}		400	ns	]
Timer Output Delay Time (High Level)	ι _{τн}		400	ns	
Read-to-Data Bus Enable Delay Time	^t RDE	10		ns	
Timer Cycle Time	tcyc	320		ns	
Timer Input Rise/Fall Time	t _r , rf		80	ns	
Timer Input Low Level Time	tl	80		ns	
Timer Input High Level Time	t2	120		ns	


Note: The above timings for both input and output are all measured with  $V_L$  = 0.8 V and  $V_H$  = 2.2 V as the reference level.

APX-E-21

 $\langle \cdot \rangle$ 


# **Timing Charts**

• Read cycle




÷

• Write cycle




• Strobed input mode




APX-E-22

.


• Strobed output mode



• Basic input mode




• Basic output mode



*The timing for DATA BUS is the same as that for read or write cycle.

• Timer waveform




Note 3: This dotted-line pulse is periodically output depending on the program contents for the output mode (M1 = 1).

Parameter		Conditions				
Faranteter	Symbol	Conditions	MIN	TYP	MAX	Unit
Data Holding Supply Voltage	Vссн	$V_{IN} = 0 V \text{ or } V_{CC}, ALE = 0 V$	2.0	-	-	v
Data Holding Supply Current	Іссн	$V_{CC} = 2 V, ALE = 0$ $V_{IN} = 0 V \text{ or } V_{CC}$	_	0.05	2.0	μΑ
Set-Up Time	t _{SU}		30	-	-	ns
Hold Time	t _R		20		_	ns

ζ.

# RAM Data Holding Characteristics on Low Supply Voltage




# **Description of Pins Functions**

Pin Symbol	Functions
RESET	A high level at this pin resets the system, and forces the three I/O ports to input mode.
ALE	At the trailing edge of ALE (address latch enable), AD0 to AD7, IO/ $\overline{M}$ , and $\overline{CE}$ are latched.
AD0 ~ 7	Tri-state bilateral address/data buses. These buses latch 8-bit address data at the trailing edge of ALE. They are used for 8-bit data transfers with direction determined by WRITE or READ.
CE	A high level at CE inhibits both read and write.
IO/M	A high level at $IO/\overline{M}$ signal selects IO, a low level selects RAM memory.
RD	A low level at $\overline{RD}$ enables a read from RAM onto AD0 to AD7 during a RAM cycle or selected port data durnig an I/O cycle.
WR	A low level at $\overline{WR}$ enables data on AD0 to AD7 to be written to RAM during a RAM cycle or to a selected port during an I/O cycle.
PA0 ~ 7 (PB0 ~ 7)	General-purpose I/O pins. The direction of data is determined by programming the command/status register (C/S register).
PC0 ~ 7	Can be used as a general purpose I/O pin or control pin for PA or PB port. Functions of these pins when used as control terminals are: PC0A INTR (Port A interrupt) PC1A BF (Port A buffer full) PC2A STB (Port A strobe) PC3A INTR (Port B interrupt) PC4B BF (Port B buffer full) PC5B STB (Port B strobe)
TIMER IN	Input signal for counter/timer
TIMER OUT	Timer output signal. This pin outputs square pulses and other pulses depending on internal programming.
Vcc	Power supply of +5 V
GND	GND

#### **Description for Operations**

(1) Programming command/status (C/S) register

The command register is an 8-bit latch. The C/S register contents can be changed anytime by writing to IO address XXXXX000 in an IO cycle. The bit configuration for the C/S register is shown below.




* Allountion	tabla	For	nort	control
*Allocation	lable	101	port	control

	ALT1	ALT2	ALT3	ALT4
PC0	Input port	Output port	A INTR	A INTR
PC1	Input port	Output port	A BF	A BF
PC2	Input port	Output port	A STB	A STB
PC3	Input port	Output port	Output port	B INTR
PC4	Input port	Output port	Output port	B BF
PC5	Input port	Output port	Output port	B STB

(2) Read C/S register

The status register is a 7-bit latch and holds I/O and timer status. The C/S register is read at IO address XXXXX000. Configuration of the status word is shown below.



#### (3) PA, PB registers

Both registers can be used as either input or output ports according to programming of the C/S register. They can also be used in the basic or strobe mode. The IO address of the PA register is XXXX001; that of the PB register is XXXX010.

(4) PC register

The PC register can be used as an input port, output, or for control signal according to the contents of C/S register. IO address of the PC register is XXXXX011.

(5) Timer

This is a 14-bit counter which counts TIMER pulses and outputs a square pulse when the final value of TC is reached. The IO address of the timer register's lower byte is XXXX100. While that of its upper byte is XXXX101.

The timer can be programmed, byte by byte, by writing to the count length register (CLR) while selecting the timer address during a write. Bits 0 to 13 store the count length and bits 14 and 15 the timer output mode. The operator can read the counter contents and the output mode. The initial value is first to the counter register. It can be take any value from 2 through 3FFF (hexadecimal). Timer format and output mode are shown below.

M2	M1	т13	T12	T11	T10	Т9	Т8	
Output	mode	Upper digits of count length						
Τ7	Т6	Т5	T4	тз	Т2	<b>T</b> 1	то	

Lower digits of count length

- M2 M1
- 0 0 Low level is output during the latter half (Note 1) of the counting period.
- 0 1 Low level is output during the latter half of the counting period; and a count length automatically programmed is entered when the final value TC is reached. Then the operation is repeated.
- 1 0 A pulse is output when the final value TC is reached.
- I A pulse is output each time the final value TC is reached; automatically inputting a count length which has been given in the program. Then the operation is repeated.

Note 1: In the case of an asymmetric count, such as 9, the output is high for 5 counts, and low for four.

Note 2: When the MSM81C55RS is reset, it stops counting. The counter is not set to any specific initial value or output mode. To resume counting after a reset, use the START instruction in the C/S register.

(6) Standby mode

Standby mode is provided at the trailing edge of ALE after  $\overline{CE}$  is disasserted. This is because  $\overline{CE}$  from the MSM81C55RS is latched at the leading edge of ALE. Simultaneously the levels of the input port and timer input should be set at a potential of Vcc or GND. A battery should be used only after setting the level of output ports low or using all ports as input ports, and also setting the timer output to low or adding a buffer whose power-supply terminal is connected to the battery.